{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,9,28]],"date-time":"2026-09-28T13:24:51Z","timestamp":1790601891555,"version":"4.1.0"},"reference-count":28,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2015,10,1]],"date-time":"2015-10-01T00:00:00Z","timestamp":1443657600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"Advanced Technology Investment Company-Semiconductor Research Corporation Abu Dhabi United Arab Emirates through the Project entitled A Low-Power System-on-Chip Detector and Descriptor of Visual Key Points for Video Surveillance Applications","award":["2013-HJ-2440"],"award-info":[{"award-number":["2013-HJ-2440"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2015,10]]},"DOI":"10.1109\/tvlsi.2014.2360319","type":"journal-article","created":{"date-parts":[[2014,10,14]],"date-time":"2014-10-14T18:43:39Z","timestamp":1413312219000},"page":"2054-2064","source":"Crossref","is-referenced-by-count":9,"title":["Design Methodologies for Yield Enhancement and Power Efficiency in SRAM-Based SoCs"],"prefix":"10.1109","volume":"23","author":[{"given":"Baker S.","family":"Mohammad","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hani","family":"Saleh","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mohammed","family":"Ismail","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/216585.216588"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.852295"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TR.2003.821925"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2004.1387453"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MTDT.2004.1327984"},{"key":"ref15","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4614-8881-1","author":"mohammad","year":"2014","journal-title":"Embedded Memory Design for Multi-Core and Systems on Chip"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ICICDT.2009.5166298"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.840407"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669128"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.22"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ICOSP.2006.344517"},{"key":"ref4","author":"shimpi","year":"2013","journal-title":"First Apple A7 Die Shot"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/AIPR.2008.4906464"},{"key":"ref3","author":"kaushik","year":"2012","journal-title":"Embedded Memory Test and Repair Optimizes Soc Yields"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2011.2105550"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146928"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4614-1749-1"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2011.11.006"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IRWS.2004.1422784"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"2","DOI":"10.1145\/373574.373576","article-title":"The memory gap and the future of high performance memories","volume":"29","author":"wilkes","year":"2001","journal-title":"Comput Architect News"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2007.4418976"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757419"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2208208"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2016714"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/1346281.1346317"},{"key":"ref23","author":"hennessy","year":"2005","journal-title":"Computer Organization & Design"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2003.1238020"},{"key":"ref25","year":"2006","journal-title":"SPEC CPU benchmark suite"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7274516\/06923439.pdf?arnumber=6923439","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T15:59:25Z","timestamp":1642003165000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6923439\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,10]]},"references-count":28,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2014.2360319","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,10]]}}}