{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:21:22Z","timestamp":1740133282013,"version":"3.37.3"},"reference-count":50,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2015,10,1]],"date-time":"2015-10-01T00:00:00Z","timestamp":1443657600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2015,10,1]],"date-time":"2015-10-01T00:00:00Z","timestamp":1443657600000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2015,10,1]],"date-time":"2015-10-01T00:00:00Z","timestamp":1443657600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2015,10,1]],"date-time":"2015-10-01T00:00:00Z","timestamp":1443657600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation (NSF)","doi-asserted-by":"publisher","award":["CCF-1208933"],"award-info":[{"award-number":["CCF-1208933"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"name":"NSF","award":["CCF-1217738"],"award-info":[{"award-number":["CCF-1217738"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2015,10]]},"DOI":"10.1109\/tvlsi.2014.2360801","type":"journal-article","created":{"date-parts":[[2014,12,23]],"date-time":"2014-12-23T21:17:11Z","timestamp":1419369431000},"page":"2135-2148","source":"Crossref","is-referenced-by-count":0,"title":["Two-Port PCM Architecture for Network Processing"],"prefix":"10.1109","volume":"23","author":[{"given":"Jiayin","family":"Li","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"David B.","family":"Dgien","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nathan Altay","family":"Hunter","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yirong","family":"Zhao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kartik","family":"Mohanram","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.908001"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1088\/1674-4926\/32\/9\/094011"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.180"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2128150"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2012.6292055"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/PRIMEASIA.2009.5397357"},{"journal-title":"Predictive Technology Model","year":"2012","key":"ref37"},{"article-title":"Multi-port phase change random access memory cell and multi-port phase memory device including the same","year":"2008","author":"lee","key":"ref36"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6176872"},{"key":"ref34","first-page":"270","article-title":"A 45 nm 1 Gb 1.8 V phase-change memory","author":"villa","year":"2010","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669157"},{"key":"ref27","first-page":"282","article-title":"Accelerating write by exploiting PCM asymmetries","author":"yue","year":"2013","journal-title":"Proc IEEE 19th Int Symp High-Perform Comput Archit"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2041476"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TNET.2008.923720"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.51"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024738"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2006081"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228374"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2049051"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024939"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2026905"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2052640"},{"journal-title":"Intel IXP4XX Product Line of Network Processors","year":"2012","key":"ref50"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.888349"},{"journal-title":"Phase Change Memory From Devices to Systems","year":"2011","author":"qureshi","key":"ref11"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2185930"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2010.5416645"},{"key":"ref13","doi-asserted-by":"crossref","first-page":"380","DOI":"10.1145\/2366231.2337203","article-title":"PreSET: Improving performance of phase change memories by exploiting asymmetry in write times","author":"qureshi","year":"2012","journal-title":"Proc 39th Annu Int Symp Comput Archit"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228520"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2097307"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2165974"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6169027"},{"key":"ref18","first-page":"269","article-title":"Making write less blocking for read accesses in phase change memory","author":"yue","year":"2009","journal-title":"Proc IEEE 20th Int Symp Modelling Anal Simulation Comput Telecommun Syst"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630086"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/INFCOM.2010.5461971"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253211"},{"key":"ref6","first-page":"3.1.1","article-title":"PRAM cell technology and characterization in 20 nm node size","author":"kang","year":"2011","journal-title":"IEEE Int Electron Devices Meeting Tech Dig"},{"journal-title":"International Technology Roadmap for Semiconductors","year":"2011","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1126\/science.1201938"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6176872"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/WWC.2003.1249056"},{"key":"ref9","first-page":"100","article-title":"A $1.4~\\mu $ A reset current phase change memory cell with integrated carbon nanotube electrodes for cross-point memory application","author":"liang","year":"2011","journal-title":"Proc Symp VLSI Technol"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2012.6237034"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6168944"},{"journal-title":"Data Networks","year":"1992","author":"bertsekas","key":"ref48"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/71.139201"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155624"},{"key":"ref41","first-page":"28","article-title":"A 78 nm 6 $\\mathrm{F}^{2}$ DRAM technology for multigigabit densities","author":"fishburn","year":"2004","journal-title":"Symp VLSI Technol Dig Tech Papers"},{"key":"ref44","doi-asserted-by":"crossref","first-page":"14","DOI":"10.1145\/1669112.1669117","article-title":"Enhancing lifetime and security of phase change memories via start-gap wear leveling","author":"qureshi","year":"2009","journal-title":"Proc 42nd Annu IEEE\/ACM Int Symp Microarchitecture"},{"key":"ref43","doi-asserted-by":"crossref","first-page":"32","DOI":"10.1145\/360128.360134","article-title":"A permutation-based page interleaving scheme to reduce row-buffer conflicts and exploit data locality","author":"zhang","year":"2000","journal-title":"Proc 33rd Annu ACM\/IEEE Int Symp Microarchitecture"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/ieeexplore.ieee.org\/ielaam\/92\/7274516\/6996019-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7274516\/06996019.pdf?arnumber=6996019","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,24]],"date-time":"2022-04-24T22:15:22Z","timestamp":1650838522000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6996019\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,10]]},"references-count":50,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2014.2360801","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2015,10]]}}}