{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:21:20Z","timestamp":1740133280844,"version":"3.37.3"},"reference-count":19,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2015,11,1]],"date-time":"2015-11-01T00:00:00Z","timestamp":1446336000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/100000148","name":"Division of Electrical, Communications and Cyber Systems through the National Science Foundation","doi-asserted-by":"publisher","award":["ECCS 1002334"],"award-info":[{"award-number":["ECCS 1002334"]}],"id":[{"id":"10.13039\/100000148","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2015,11]]},"DOI":"10.1109\/tvlsi.2014.2362545","type":"journal-article","created":{"date-parts":[[2014,10,24]],"date-time":"2014-10-24T19:15:00Z","timestamp":1414178100000},"page":"2384-2394","source":"Crossref","is-referenced-by-count":16,"title":["Comparator Power Reduction in Low-Frequency SAR ADC Using Optimized Vote Allocation"],"prefix":"10.1109","volume":"23","author":[{"given":"Muhammad","family":"Ahmadi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Won","family":"Namgoong","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"1","article-title":"A 0.5 V 1 KS\/s 2.5 nW 8.52-ENOB 6.8 fJ\/conversion-step SAR ADC for biomedical applications","author":"lu","year":"2011","journal-title":"Proc IEEE Custom Integr Circuits Conf (CICC)"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1049\/el:19970861"},{"key":"ref12","first-page":"1","article-title":"A 3.3 fJ\/conversion-step 250 kS\/s 10 b SAR ADC using optimized vote allocation","author":"ahmadi","year":"2013","journal-title":"Proc IEEE Custom Integr Circuits Conf (CICC)"},{"key":"ref13","first-page":"238","article-title":"An 820 $\\mu $ W 9 b 40 MS\/s noise-tolerant dynamic- SAR ADC in 90 nm digital CMOS","author":"giannini","year":"2008","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1109\/4.173122"},{"doi-asserted-by":"publisher","key":"ref15","DOI":"10.1109\/TCSI.2008.917991"},{"doi-asserted-by":"publisher","key":"ref16","DOI":"10.1109\/APCCAS.2008.4746011"},{"doi-asserted-by":"publisher","key":"ref17","DOI":"10.1109\/ISCAS.2005.1464555"},{"doi-asserted-by":"publisher","key":"ref18","DOI":"10.1109\/4.210039"},{"doi-asserted-by":"publisher","key":"ref19","DOI":"10.1109\/JSSC.2006.889372"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/TVLSI.2012.2190117"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/ISCAS.2011.5937697"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/JSSC.2010.2102590"},{"key":"ref5","first-page":"384","article-title":"A 10 b 50 MS\/s 820- $\\mu \\hbox {W}$ SAR ADC with on-chip digital calibration","author":"yoshioka","year":"2010","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers (ISSCC)"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1109\/JSSC.2012.2185352"},{"key":"ref7","first-page":"190","article-title":"A resolution-reconfigurable 5-to-10 b 0.4-to-1 V power scalable SAR ADC","author":"yip","year":"2011","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers (ISSCC)"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/JSSC.2007.897157"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1109\/TC.2005.98"},{"key":"ref9","first-page":"270","article-title":"A 2.2\/2.7 fJ\/conversion-step 10\/12 b 40 kS\/s SAR ADC with data-driven noise reduction","author":"harpe","year":"2013","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers (ISSCC)"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7302619\/06936370.pdf?arnumber=6936370","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:28:18Z","timestamp":1642004898000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6936370\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,11]]},"references-count":19,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2014.2362545","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2015,11]]}}}