{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,22]],"date-time":"2025-11-22T16:57:19Z","timestamp":1763830639054},"reference-count":9,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2015,11,1]],"date-time":"2015-11-01T00:00:00Z","timestamp":1446336000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2015,11]]},"DOI":"10.1109\/tvlsi.2014.2364991","type":"journal-article","created":{"date-parts":[[2014,11,21]],"date-time":"2014-11-21T19:46:53Z","timestamp":1416599213000},"page":"2705-2708","source":"Crossref","is-referenced-by-count":5,"title":["Sequential Element Timing Parameter Definition Considering Clock Uncertainty"],"prefix":"10.1109","volume":"23","author":[{"given":"David Money","family":"Harris","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2014.6783367"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.885834"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.877234"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2003.1234326"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2008.4672142"},{"key":"ref7","first-page":"667","article-title":"Soft-edge flip-flops for improved timing yield: Design and optimization","author":"joshi","year":"2007","journal-title":"Proc IEEE\/ACM Int Conf Comput -Aided Design"},{"key":"ref2","author":"weste","year":"2011","journal-title":"CMOS VLSI Design"},{"key":"ref9","author":"chinnery","year":"2002","journal-title":"Closing the Gap Between ASIC & Custom Tools and Techniques for High-Performance ASIC Design"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1986.1676679"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7302619\/06964789.pdf?arnumber=6964789","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:28:18Z","timestamp":1642004898000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6964789\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,11]]},"references-count":9,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2014.2364991","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,11]]}}}