{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,1]],"date-time":"2025-10-01T15:16:15Z","timestamp":1759331775296,"version":"3.37.3"},"reference-count":19,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2015,11,1]],"date-time":"2015-11-01T00:00:00Z","timestamp":1446336000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100003968","name":"Iran National Science Foundation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100003968","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2015,11]]},"DOI":"10.1109\/tvlsi.2014.2366918","type":"journal-article","created":{"date-parts":[[2014,11,21]],"date-time":"2014-11-21T19:46:53Z","timestamp":1416599213000},"page":"2724-2727","source":"Crossref","is-referenced-by-count":18,"title":["Dynamic Flip-Flop Conversion: A Time-Borrowing Method for Performance Improvement of Low-Power Digital Circuits Prone to Variations"],"prefix":"10.1109","volume":"23","author":[{"given":"Mehrzad","family":"Nejat","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4436-4597","authenticated-orcid":false,"given":"Bijan","family":"Alizadeh","sequence":"additional","affiliation":[]},{"given":"Ali","family":"Afzali-Kusha","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"667","article-title":"Soft-edge flip-flops for improved timing yield: Design and optimization","author":"joshi","year":"2007","journal-title":"Proc IEEE\/ACM Int Conf Comput -Aided Design"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1273440.1250703"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2287696.2287699"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2079410"},{"article-title":"RAZOR: A variability-tolerant design methodology for low-power and robust computing","year":"2009","author":"das","key":"ref14"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253179"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-19706-2_7"},{"key":"ref17","first-page":"1","article-title":"Low voltage and low leakage flip-flops based on transmission gate in nanometer CMOS processes","author":"xiaoying","year":"2011","journal-title":"Proc IEEE Int Midwest Symp Circuits and Syst"},{"journal-title":"ITC’99 Benchmarks","year":"2013","key":"ref18"},{"journal-title":"NanGate FreePDK45 Generic Open CellLibrary_v1 3_2010_12","year":"2013","key":"ref19"},{"key":"ref4","first-page":"264","author":"oklobdzija","year":"2005","journal-title":"Digital System Clocking High-Performance and Low-Power Aspects"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2009.2034764"},{"key":"ref6","first-page":"73","article-title":"Tolerating process variations in high-level synthesis using transparent latches","author":"chen","year":"2009","journal-title":"Proc Asia South Pacific Design Autom Conf"},{"key":"ref5","first-page":"1","article-title":"Dynamic flip-flop conversion to tolerate process variation in low power circuits","author":"nejat","year":"2014","journal-title":"Proc Design Autom Test Eur"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2159218"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2235913"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2009.2035453"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228572"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2008.4672142"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7302619\/06964790.pdf?arnumber=6964790","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:28:18Z","timestamp":1642004898000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6964790\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,11]]},"references-count":19,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2014.2366918","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2015,11]]}}}