{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:21:21Z","timestamp":1740133281620,"version":"3.37.3"},"reference-count":23,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2015,11,1]],"date-time":"2015-11-01T00:00:00Z","timestamp":1446336000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100003836","name":"IC Design Education Center","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100003836","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Space Core Technology Development Program through the Ministry of Education, Science and Technology"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2015,11]]},"DOI":"10.1109\/tvlsi.2014.2371453","type":"journal-article","created":{"date-parts":[[2014,12,4]],"date-time":"2014-12-04T20:20:44Z","timestamp":1417724444000},"page":"2671-2675","source":"Crossref","is-referenced-by-count":19,"title":["A 10-bit 200-MS\/s Zero-Crossing-Based Pipeline ADC in 0.13-$\\mu $ m CMOS Technology"],"prefix":"10.1109","volume":"23","author":[{"given":"Myonglae","family":"Chu","sequence":"first","affiliation":[]},{"given":"Byoungho","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Byung-Geun","family":"Lee","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.889380"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2006.880034"},{"key":"ref12","first-page":"552","article-title":"A split-load interpolation-amplifier-array 300 MS\/s 8 b subranging ADC in 90 nm CMOS","author":"shimizu","year":"2008","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref13","first-page":"462","article-title":"A 92.5 mW 205 MS\/s 10 b pipeline IF ADC implemented in 1.2 V\/3.3 V 0.13 $\\mu $ m CMOS","author":"hernes","year":"2007","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.908760"},{"key":"ref15","first-page":"309","article-title":"A 52 mW 10 b 210 MS\/s two-step ADC for digital-IF receivers in $0.13~\\mu $ m CMOS","author":"cao","year":"2008","journal-title":"Proc IEEE Custom Integr Circuits Conf"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2229305"},{"key":"ref17","first-page":"126","article-title":"A 10 b 320 MS\/s 40 mW open-loop interpolated pipeline ADC","author":"miyahara","year":"2011","journal-title":"IEEE Symp VLSI Circuits Dig"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2217872"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2192655"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.925811"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.808306"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.916613"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/4.826812"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/4.364429"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/4.972135"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.814429"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2002.1013862"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/4.902759"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2233332"},{"key":"ref22","first-page":"1","article-title":"A 0.015 $\\mathrm{mm}^{2}~63$ fJ\/conversion-step 10-bit 220 MS\/s SAR ADC with 1.5 b\/step redundancy and digital metastability correction","author":"vitek","year":"2012","journal-title":"Proc IEEE Custom Integr Circuits Conf"},{"key":"ref21","first-page":"1","article-title":"A 9.15 mW 0.22 $\\mathrm{mm}^{2}~10$ b 204 MS\/s pipelined SAR ADC in 65 nm CMOS","author":"jeon","year":"2010","journal-title":"Proc IEEE Custom Integr Circuits Conf"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2217873"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7302619\/06975192.pdf?arnumber=6975192","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:28:18Z","timestamp":1642004898000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6975192\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,11]]},"references-count":23,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2014.2371453","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2015,11]]}}}