{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:21:21Z","timestamp":1740133281309,"version":"3.37.3"},"reference-count":22,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2015,11,1]],"date-time":"2015-11-01T00:00:00Z","timestamp":1446336000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"China Major Science and Technology (S&T) Project","award":["2013ZX01033001-001-003"],"award-info":[{"award-number":["2013ZX01033001-001-003"]}]},{"name":"National High Technologies Research Program, China","award":["2012AA012701","2012AA010904"],"award-info":[{"award-number":["2012AA012701","2012AA010904"]}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61274131"],"award-info":[{"award-number":["61274131"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"name":"International S&T Cooperation Project","award":["2012DFA11170"],"award-info":[{"award-number":["2012DFA11170"]}]},{"name":"Tsinghua Indigenous Research Project","award":["20111080997"],"award-info":[{"award-number":["20111080997"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2015,11]]},"DOI":"10.1109\/tvlsi.2014.2371854","type":"journal-article","created":{"date-parts":[[2014,12,6]],"date-time":"2014-12-06T00:22:25Z","timestamp":1417825345000},"page":"2581-2594","source":"Crossref","is-referenced-by-count":11,"title":["Optimizing Spatial Mapping of Nested Loop for Coarse-Grained Reconfigurable Architectures"],"prefix":"10.1109","volume":"23","author":[{"given":"Dajiang","family":"Liu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shouyi","family":"Yin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yu","family":"Peng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Leibo","family":"Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shaojun","family":"Wei","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/icc.2011.5963386"},{"key":"ref11","first-page":"1","article-title":"Coarse grained ADRES based MIMO-OFDM transceiver with new Radix- $2^{5}$ pipeline FFT\/IFFT processor","author":"janakiraman","year":"2014","journal-title":"Circuits Syst Signal Process"},{"journal-title":"IEEE STD 802 16E TM LDPC Decoder on XPP-III White Paper","year":"2006","key":"ref12"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/2.839324"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.855965"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2005.51"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2011.14"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/1088149.1088169"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2209886"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/1379022.1375594"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1587\/transinf.E95.D.2898"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228600"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"66","DOI":"10.1007\/978-3-540-77560-7_6","article-title":"Architecture enhancements for the ADRES coarse-grained reconfigurable array","author":"bouwens","year":"2008","journal-title":"Proc 3rd Int Conf High Perform Embedded Archit Compil"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488757"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2013.6658434"},{"journal-title":"White Paper of Reconfiguration on XPP-III Processor","year":"2006","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2001746"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2008.4484056"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2034167"},{"journal-title":"Polybench The Polyhedral Benchmark Suite (2011)","year":"2013","author":"pouchet","key":"ref20"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCE.2008.4470037"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-007-0152-8"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7302619\/06977969.pdf?arnumber=6977969","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:28:18Z","timestamp":1642004898000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6977969\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,11]]},"references-count":22,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2014.2371854","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2015,11]]}}}