{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,21]],"date-time":"2026-02-21T19:39:55Z","timestamp":1771702795722,"version":"3.50.1"},"reference-count":37,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2015,12,1]],"date-time":"2015-12-01T00:00:00Z","timestamp":1448928000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"Alexander S. Onassis Foundation for the Ph.D. scholarship"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2015,12]]},"DOI":"10.1109\/tvlsi.2014.2383442","type":"journal-article","created":{"date-parts":[[2015,1,9]],"date-time":"2015-01-09T19:52:30Z","timestamp":1420833150000},"page":"3015-3028","source":"Crossref","is-referenced-by-count":19,"title":["ElastiStore: Flexible Elastic Buffering for Virtual-Channel-Based Networks on Chip"],"prefix":"10.1109","volume":"23","author":[{"given":"Ioannis","family":"Seitanidis","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Anastasios","family":"Psarras","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kypros","family":"Chrysanthou","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chrysostomos","family":"Nicopoulos","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Giorgos","family":"Dimitrakopoulos","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1998.727090"},{"key":"ref32","first-page":"333","article-title":"ViChaR: A dynamic virtual channel regulator for network-on-chip routers","author":"nicopoulos","year":"2006","journal-title":"Proc 39th Annu IEEE\/ACM Int Symp Microarchitecture (MICRO)"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024932"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2011.5722177"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/PDP.2011.87"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/1531542.1531658"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2011.6081402"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/SUPERC.1994.344337"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2012.18"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"241","DOI":"10.1145\/1394608.1382142","article-title":"iDEAL: Inter-router dual-function energy and area-efficient links for network-on-chip (NoC) architectures","author":"kodi","year":"2008","journal-title":"Proc Int Symp Comput Archit (ISCA)"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2006.229277"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/40.566196"},{"key":"ref14","author":"dally","year":"2004","journal-title":"Principles and Practices of Interconnection Networks"},{"key":"ref15","first-page":"62","article-title":"Flexible and adaptive on-chip interconnect for tera-scale architectures","volume":"13","author":"azimi","year":"2009","journal-title":"Intel Technol J"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2012.6398332"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2001.903268"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2004.1310774"},{"key":"ref19","first-page":"79","article-title":"A 2 Tb\/s $6 \\times 4$ mesh network with DVFS and 2.3 Tb\/s\/W router in 45nm CMOS","author":"salihundam","year":"2010","journal-title":"Proc IEEE Symp VLSI Circuits (VLSIC)"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/NoCS.2013.6558397"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"92","DOI":"10.1145\/1105734.1105747","article-title":"Multifacet’s general execution-driven multiprocessor simulator (GEMS) toolset","volume":"33","author":"martin","year":"2005","journal-title":"ACM SIGARCH Comput Archit News"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2010.25"},{"key":"ref3","author":"browne","year":"2012","journal-title":"On-Chip Communications Network Report"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2002.1044297"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1988.5245"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798250"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1450135.1450183"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2013.03.008"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1990.134508"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2011.237"},{"key":"ref1","article-title":"NoC interconnect improves SoC economics","author":"handy","year":"2011","journal-title":"Semiconductor Market Research"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.4378783"},{"key":"ref22","year":"2014","journal-title":"S Product Overview"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6169049"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919636"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2276399"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2012.23"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7333028\/07005523.pdf?arnumber=7005523","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:28:05Z","timestamp":1642004885000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7005523\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,12]]},"references-count":37,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2014.2383442","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,12]]}}}