{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,7,3]],"date-time":"2024-07-03T23:17:09Z","timestamp":1720048629128},"reference-count":14,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2015,12,1]],"date-time":"2015-12-01T00:00:00Z","timestamp":1448928000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2015,12]]},"DOI":"10.1109\/tvlsi.2014.2384007","type":"journal-article","created":{"date-parts":[[2015,2,26]],"date-time":"2015-02-26T19:55:01Z","timestamp":1424980501000},"page":"3133-3137","source":"Crossref","is-referenced-by-count":11,"title":["Low-Leakage SRAM Wordline Drivers for the 28-nm UTBB FDSOI Technology"],"prefix":"10.1109","volume":"23","author":[{"given":"Pasquale","family":"Corsonello","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fabio","family":"Frustaci","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Stefania","family":"Perri","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2086500"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/S3S.2013.6716580"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2295977"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2157740"},{"key":"ref14","author":"sutherland","year":"1998","journal-title":"Logical Effort Designing Fast CMOS Circuits"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2000459"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.886397"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"148","DOI":"10.1109\/ISCA.2002.1003572","article-title":"Drowsy caches: Simple techniques for reducing leakage power","author":"flautner","year":"2002","journal-title":"Proc 29th IEEE Ann Int Symp Comput Arch"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.842903"},{"key":"ref8","first-page":"322","article-title":"A 64 Mb SRAM in 22 nm SOI technology featuring fine-granularity power gating and low-energy power-supply-partition techniques for 37% leakage reduction","author":"pilo","year":"2013","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2001.937453"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.200"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2006057"},{"key":"ref9","first-page":"1","article-title":"6T SRAM design for wide voltage range in 28 nm FDSOI","author":"thomas","year":"2012","journal-title":"Proc IEEE Int Conf Silicon Insul (SOI)"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7333028\/07050376.pdf?arnumber=7050376","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:28:05Z","timestamp":1642004885000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7050376\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,12]]},"references-count":14,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2014.2384007","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,12]]}}}