{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T10:43:56Z","timestamp":1761648236183,"version":"3.37.3"},"reference-count":11,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2015,12,1]],"date-time":"2015-12-01T00:00:00Z","timestamp":1448928000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/USG.html"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["0917057"],"award-info":[{"award-number":["0917057"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2015,12]]},"DOI":"10.1109\/tvlsi.2014.2384042","type":"journal-article","created":{"date-parts":[[2015,1,14]],"date-time":"2015-01-14T19:57:46Z","timestamp":1421265466000},"page":"3129-3132","source":"Crossref","is-referenced-by-count":13,"title":["Modeling and Layout Optimization for Tapered TSVs"],"prefix":"10.1109","volume":"23","author":[{"given":"Tiantao","family":"Lu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ankur","family":"Srivastava","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1016\/j.mee.2013.01.009"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/IITC.2010.5510444"},{"key":"ref10","first-page":"305","article-title":"Development of through silicon via (TSV) interposer technology for large die ( $21\\times 21$ mm) fine-pitch Cu\/low-k FCBGA package","author":"zhang","year":"2009","journal-title":"Proc Electronic Components Technology Conf (ECTC)"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5457085"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228391"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/43.664231"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/43.511579"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DTIP.2008.4752963"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1997.643617"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2013.6702350"},{"journal-title":"IMEC’s Scientific Report 2010 TSV Processing","year":"2013","key":"ref1"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7333028\/07010044.pdf?arnumber=7010044","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:29:13Z","timestamp":1642004953000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7010044\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,12]]},"references-count":11,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2014.2384042","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2015,12]]}}}