{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,6,16]],"date-time":"2024-06-16T09:08:43Z","timestamp":1718528923196},"reference-count":27,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2015,12,1]],"date-time":"2015-12-01T00:00:00Z","timestamp":1448928000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2015,12]]},"DOI":"10.1109\/tvlsi.2014.2384740","type":"journal-article","created":{"date-parts":[[2015,3,24]],"date-time":"2015-03-24T20:44:49Z","timestamp":1427229889000},"page":"3043-3052","source":"Crossref","is-referenced-by-count":7,"title":["Soft-Core Embedded-FPGA Based on Multistage Switching Networks: A Quantitative Analysis"],"prefix":"10.1109","volume":"23","author":[{"given":"Matteo","family":"Cuppini","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Claudio","family":"Mucci","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Eleonora","family":"Franchi Scarselli","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/5.231340"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/503048.503052"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2004.1393249"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-5145-4"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/296399.296442"},{"key":"ref15","first-page":"69","article-title":"Balancing interconnect and computation in a reconfigurable computing array (or, why don’t really want 100% LUT utilization)","author":"dehon","year":"1999","journal-title":"Proc ACM Int Symp Field-Program Gate Arrays (FPGA)"},{"key":"ref16","article-title":"Reconfigurable integrated circuit with a scalable architecture","author":"reblewski","year":"2001"},{"key":"ref17","article-title":"Interconnection network for a field programmable gate array","author":"wong","year":"2001"},{"key":"ref18","first-page":"136","article-title":"A 1.1 GOPS\/mW FPGA chip with hierarchical interconnect fabric","author":"wang","year":"2011","journal-title":"Proc Symp VLSI Circuits"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2010.31"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.841038"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2005.1568636"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/2.839320"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/611817.611842"},{"key":"ref5","year":"2015","journal-title":"Embedded Programmable Logic"},{"key":"ref8","author":"dally","year":"2004","journal-title":"Principles and Practice of Interconnection Networks"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2012.25"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2280295"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2145694.2145708"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2190478"},{"key":"ref20","author":"mishchenko","year":"2015","journal-title":"ABC A System for Sequential Synthesis and Verification"},{"key":"ref22","year":"2015","journal-title":"Synopsys Design Compiler Tool in Graphical Mode"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/1950413.1950457"},{"key":"ref24","year":"2015","journal-title":"Cadence Encounter Digital Implementation System"},{"key":"ref23","author":"ahuja","year":"1993","journal-title":"Network Flows Theory Algorithms and Applications"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/1950413.1950441"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/PRIME.2013.6603104"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7333028\/07066971.pdf?arnumber=7066971","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:28:05Z","timestamp":1642004885000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7066971\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,12]]},"references-count":27,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2014.2384740","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,12]]}}}