{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,1,13]],"date-time":"2024-01-13T18:59:16Z","timestamp":1705172356584},"reference-count":28,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2015,12,1]],"date-time":"2015-12-01T00:00:00Z","timestamp":1448928000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2015,12]]},"DOI":"10.1109\/tvlsi.2014.2385780","type":"journal-article","created":{"date-parts":[[2015,2,26]],"date-time":"2015-02-26T19:55:01Z","timestamp":1424980501000},"page":"2768-2781","source":"Crossref","is-referenced-by-count":3,"title":["A Frame-Parallel 2 Gpixel\/s Video Decoder Chip for UHDTV and 3-DTV\/FTV Applications"],"prefix":"10.1109","volume":"23","author":[{"given":"Jinjia","family":"Zhou","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dajiang","family":"Zhou","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jiayi","family":"Zhu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Satoshi","family":"Goto","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.886537"},{"key":"ref11","first-page":"171","article-title":"A 530Mpixels\/s $4096\\times 2160$ @60fps H.264\/AVC high profile video decoder chip","author":"zhou","year":"2010","journal-title":"Proc IEEE Symp VLSI Circuits (VLSIC)"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2028933"},{"key":"ref13","first-page":"3518","article-title":"An SDRAM controller optimized for high definition video coding application","author":"zhu","year":"2008","journal-title":"Proc IEEE Int Symp Circuits Syst (ISCAS)"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2004.839617"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2009.5117761"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ICIP.2009.5414245"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2006.879992"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/WCSE.2009.831"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1587\/transfun.E93.A.1425"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2284362"},{"key":"ref4","year":"2013","journal-title":"High Efficiency Video Coding"},{"key":"ref27","first-page":"305","article-title":"A 446.6K-gates 55–1.2V H.265\/HEVC decoder for next generation video applications","author":"tsai","year":"2013","journal-title":"Proc IEEE Asian Solid-State Circuits Conf (A-SSCC)"},{"key":"ref3","year":"2005","journal-title":"Advanced video coding for generic audiovisual services"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2006.1696214"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2109550"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5433908"},{"key":"ref7","first-page":"262","article-title":"A 1080p@60fps multi-standard video decoder chip designed for power and cost efficiency in a system perspective","author":"zhou","year":"2009","journal-title":"Proc Symp VLSI Circuits"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1016\/j.image.2006.03.009"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373404"},{"key":"ref1","year":"2012","journal-title":"Parameter Values for Ultra-high Definition Television Systems for Production and International Programme Exchange"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1587\/transfun.E92.A.3203"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/1810085.1810102"},{"key":"ref21","doi-asserted-by":"crossref","first-page":"838","DOI":"10.1109\/TVLSI.2008.2008456","article-title":"A two-result-per-cycle deblocking filter architecture for QFHD H.264\/AVC decoder","volume":"17","author":"lin","year":"2009","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2008.2009250"},{"key":"ref23","doi-asserted-by":"crossref","first-page":"848","DOI":"10.1109\/TCSVT.2010.2045923","article-title":"A lossless embedded compression using significant bit truncation for HD video coding","volume":"20","author":"kim","year":"2010","journal-title":"IEEE Trans Circuits Syst Video Technol"},{"key":"ref26","year":"0","journal-title":"DDR2 SDRAM Power Calculation Model"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6176985"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7333028\/07050349.pdf?arnumber=7050349","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:28:05Z","timestamp":1642004885000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7050349\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,12]]},"references-count":28,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2014.2385780","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,12]]}}}