{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,8]],"date-time":"2026-06-08T23:09:12Z","timestamp":1780960152759,"version":"3.54.1"},"reference-count":17,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2015,12,1]],"date-time":"2015-12-01T00:00:00Z","timestamp":1448928000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"Semiconductor Technology Academic Research Center (STARC) Program, Japan"},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61222101"],"award-info":[{"award-number":["61222101"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Fundamental Research Funds for the Central Universities (Xidian University), China"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2015,12]]},"DOI":"10.1109\/tvlsi.2014.2386897","type":"journal-article","created":{"date-parts":[[2015,3,19]],"date-time":"2015-03-19T18:47:37Z","timestamp":1426790857000},"page":"3138-3142","source":"Crossref","is-referenced-by-count":62,"title":["High-Throughput Power-Efficient VLSI Architecture of Fractional Motion Estimation for Ultra-HD HEVC Video Encoding"],"prefix":"10.1109","volume":"23","author":[{"given":"Gang","family":"He","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Dajiang","family":"Zhou","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yunsong","family":"Li","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Zhixiang","family":"Chen","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Tianruo","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Satoshi","family":"Goto","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","first-page":"661","article-title":"A low cost single-pass fractional motion estimation architecture using bit clipping for H.264 video codec","author":"kim","year":"2011","journal-title":"Proc IEEE ICME"},{"key":"ref11","first-page":"301","article-title":"A 995 Mpixels\/s 0.2 nJ\/pixel fractional motion estimation architecture in HEVC for ultra-HD","author":"he","year":"2013","journal-title":"Proc IEEE A-SSCC"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2013.6637881"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICSPCC.2013.6664018"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/SiPS.2013.6674513"},{"key":"ref15","first-page":"188c","article-title":"A 1062 Mpixels\/s $8192\\times 4320$ p High Efficiency Video Coding (H.265) encoder chip","author":"tsai","year":"2013","journal-title":"Proc Symp VLSI Circuits (VLSIC)"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2007.377858"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2012.6288083"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2013629"},{"key":"ref3","first-page":"5331","article-title":"Low power and power aware fractional motion estimation of H.264\/AVC for mobile applications","author":"chen","year":"2006","journal-title":"Proc IEEE ISCAS"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.916681"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2007.894050"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICME.2009.5202423"},{"key":"ref7","first-page":"154","article-title":"A 212 MPixels\/s $4096\\times 2160$ p multiview video encoder chip for 3D\/quad HDTV applications","author":"ding","year":"2009","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSTSP.2013.2272771"},{"key":"ref1","year":"2013","journal-title":"High Efficiency Video Coding (HEVC) Text Specification Draft 10"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2009.2020323"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7333028\/07063941.pdf?arnumber=7063941","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:28:05Z","timestamp":1642004885000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7063941\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,12]]},"references-count":17,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2014.2386897","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,12]]}}}