{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,6]],"date-time":"2026-10-06T12:08:59Z","timestamp":1791288539636,"version":"4.3.0"},"reference-count":37,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2016,1,1]],"date-time":"2016-01-01T00:00:00Z","timestamp":1451606400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"BODOSSAKI Foundation, Greece, from the scholarship"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2016,1]]},"DOI":"10.1109\/tvlsi.2015.2388587","type":"journal-article","created":{"date-parts":[[2015,1,27]],"date-time":"2015-01-27T19:53:39Z","timestamp":1422388419000},"page":"206-217","source":"Crossref","is-referenced-by-count":41,"title":["Alternative Architectures Toward Reliable Memristive Crossbar Memories"],"prefix":"10.1109","volume":"24","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-7036-8092","authenticated-orcid":false,"given":"Ioannis","family":"Vourkas","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Dimitrios","family":"Stathis","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Georgios Ch.","family":"Sirakoulis","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Said","family":"Hamdioui","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2013.2264476"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1063\/1.3236506"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2012.2217153"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2013.6673304"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2012.6479083"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2012.6478963"},{"key":"ref35","year":"2014","journal-title":"Easy Java Simulations"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1088\/1757-899X\/6\/1\/012013"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1038\/nature06932"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/s00339-011-6264-9"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2009.09.034"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2010.2078710"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1021\/nl203687n"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1073\/pnas.0906949106"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2010.2062187"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/20\/42\/425204"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2012.10.001"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2013.219"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1038\/nmat2748"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2007.4430310"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2011.2174802"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2006.885016"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2012.2196672"},{"key":"ref29","first-page":"113501-1","article-title":"Engineering nonlinearity into memristors for passive crossbar applications","volume":"100","author":"yang","year":"2012","journal-title":"Appl Phys Lett"},{"key":"ref5","year":"2013","journal-title":"International Technology Roadmap for Semiconductors"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2003.820804"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"1716","DOI":"10.1126\/science.280.5370.1716","article-title":"A defect-tolerant computer architecture: Opportunities for nanotechnology","volume":"280","author":"heath","year":"1998","journal-title":"Science"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.206"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCT.1971.1083337"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2012.2190369"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/DTIS.2014.6850647"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1021\/nl203206h"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/2093145.2093151"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1049\/el.2012.1017"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2136443"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2012.2188302"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2010.2090127"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7365521\/7024182.pdf?arnumber=7024182","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T15:57:41Z","timestamp":1642003061000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7024182\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,1]]},"references-count":37,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2015.2388587","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,1]]}}}