{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,6,10]],"date-time":"2024-06-10T19:51:53Z","timestamp":1718049113270},"reference-count":42,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2016,1,1]],"date-time":"2016-01-01T00:00:00Z","timestamp":1451606400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/USG.html"}],"funder":[{"name":"Office of Advanced Scientific Computing Research in the U.S. Department of Energy"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2016,1]]},"DOI":"10.1109\/tvlsi.2015.2389113","type":"journal-article","created":{"date-parts":[[2015,1,29]],"date-time":"2015-01-29T19:56:33Z","timestamp":1422561393000},"page":"103-114","source":"Crossref","is-referenced-by-count":20,"title":["EqualWrites: Reducing Intra-Set Write Variations for Enhancing Lifetime of Non-Volatile Caches"],"prefix":"10.1109","volume":"24","author":[{"given":"Sparsh","family":"Mittal","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jeffrey S.","family":"Vetter","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2013.6657031"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2278289"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2013.8"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2014.2355193"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/VLSISoC.2011.6081626"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2014.69"},{"key":"ref37","first-page":"283","article-title":"Thermal management of on-chip caches through power density minimization","author":"ku","year":"2005","journal-title":"Proc Annu IEEE\/ACM Int Symp Microarchitecture"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2185930"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/871506.871606"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2001.937453"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2014.6742958"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669164"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669116"},{"key":"ref12","first-page":"102","article-title":"An integrated quad-core Opteron processor","author":"dorsey","year":"2007","journal-title":"Proc IEEE Int Solid-State Circuits Conf (ISSCC)"},{"key":"ref13","year":"2014","journal-title":"Intel Itanium Processor 9500 Series Reference Manual"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2333660.2333708"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/2463585.2463592"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2591513.2591525"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"ref18","year":"2013","journal-title":"Product Brief Intel Itanium Processor 9500 Series"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1016\/j.suscom.2013.11.001"},{"key":"ref28","article-title":"Exploiting narrow-width values for improving non-volatile cache lifetime","author":"duan","year":"2014","journal-title":"Proc Conf Design Autom Test Eur"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2014.2324563"},{"key":"ref27","first-page":"136","article-title":"Energy- and endurance-aware design of phase change memory caches","author":"joo","year":"2010","journal-title":"Proc Conf Design Autom Test Eur"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1147\/rd.492.0333"},{"key":"ref6","first-page":"234","article-title":"$\\mathrm{i}^{2}$ WAP: Improving non-volatile cache lifetime by reducing inter-and intra-set write variations","author":"wang","year":"2013","journal-title":"Proc IEEE Int Symp on High-Perf Comp Arch (HPCA)"},{"key":"ref29","article-title":"Addressing inter-set write-variation for improving lifetime of non-volatile caches","author":"mittal","year":"2014","journal-title":"Proc 5th Annu Non-Volatile Memories Workshop"},{"key":"ref5","first-page":"52","article-title":"Bi-layered RRAM with unlimited endurance and extremely uniform switching","author":"kim","year":"2011","journal-title":"Proc VLSI Technol (VLSIT) Symp"},{"key":"ref8","year":"2010","journal-title":"Latest Advances and Future Prospects of STTRAM"},{"key":"ref7","first-page":"33","article-title":"Spin-transfer torque MRAM (STT-MRAM): Challenges and prospects","volume":"18","author":"huai","year":"2008","journal-title":"AAPPS Bull"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1555815.1555761"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2012.24"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228406"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555759"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/NAS.2012.37"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/2333660.2333718"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1145\/1816038.1815973"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798259"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2011.5749752"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669157"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687448"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2012.6272069"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7365521\/07027229.pdf?arnumber=7027229","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T02:36:07Z","timestamp":1633919767000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7027229\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,1]]},"references-count":42,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2015.2389113","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,1]]}}}