{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,6]],"date-time":"2025-12-06T17:02:36Z","timestamp":1765040556507},"reference-count":53,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2016,1,1]],"date-time":"2016-01-01T00:00:00Z","timestamp":1451606400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2016,1]]},"DOI":"10.1109\/tvlsi.2015.2389260","type":"journal-article","created":{"date-parts":[[2015,1,27]],"date-time":"2015-01-27T19:53:39Z","timestamp":1422388419000},"page":"139-150","source":"Crossref","is-referenced-by-count":22,"title":["High-Density and High-Reliability Nonvolatile Field-Programmable Gate Array With Stacked 1D2R RRAM Array"],"prefix":"10.1109","volume":"24","author":[{"given":"Kejie","family":"Huang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rong","family":"Zhao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wei","family":"He","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yong","family":"Lian","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2010.5556229"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2009.5090598"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-5145-4"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2012.6271619"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2012.6165051"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH.2011.5941476"},{"key":"ref37","first-page":"24","article-title":"Cross-point phase change memory with 4 $\\mathrm{F}^{2}$ cell size driven by low-contact-resistivity poly-Si diode","author":"sasago","year":"2009","journal-title":"Proc VLSI Technol (VLSIT) Symp"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2007.4419061"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1016\/0038-1098(72)91178-7"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1002\/adma.201001872"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2010.5537010"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2012.6339206"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2063444"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/92.766746"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1990.129931"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1002\/adma.201402696"},{"key":"ref22","first-page":"52","article-title":"Bi-layered RRAM with unlimited endurance and extremely uniform switching","author":"kim","year":"2011","journal-title":"Proc VLSI Technol (VLSIT) Symp"},{"key":"ref21","first-page":"37.4.1","article-title":"An access-transistor-free (0T\/1R) non-volatile resistance random access memory (RRAM) using a novel threshold switching, self-rectifying chalcogenide device","author":"chen","year":"2003","journal-title":"Proc IEEE Int Electron Devices Meeting (IEDM)"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1063\/1.3549689"},{"key":"ref23","first-page":"434","article-title":"A 0.5 V 4 Mb logic-process compatible embedded resistive RAM (ReRAM) in 65 nm CMOS using low-voltage currentmode sensing scheme with 45 ns random read time","author":"chang","year":"2012","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6177067"},{"key":"ref25","first-page":"93","article-title":"rFGA: CMOS-nano hybrid FPGA using RRAM components","author":"liu","year":"2008","journal-title":"Proc IEEE Int Symp Nanoscale Archit"},{"key":"ref50","author":"wong","year":"2008","journal-title":"Nano-CMOS Design for Manufacturability Robust Circuit and Physical Design for Sub-65 nm Technology Nodes"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1145\/2617593"},{"key":"ref53","author":"yang","year":"1991","journal-title":"Logic Synthesis and Optimization Benchmarks User Guide Version 3 0"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2008.919602"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2008.4796677"},{"key":"ref11","first-page":"256","article-title":"Negative-resistance read and write schemes for STT-MRAM in $0.13~\\mu $ m CMOS","author":"halupka","year":"2010","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref40","first-page":"1","article-title":"Design implications of memristor-based RRAM cross-point structures","author":"xu","year":"2011","journal-title":"Proc Design Autom Test Eur Conf Exhibition (DATE)"},{"key":"ref12","first-page":"200","article-title":"A 4 Mb embedded SLC resistive-RAM macro with 7.2 ns read-write random-access time and 160 ns MLC-access capability","author":"sheu","year":"2011","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1038\/srep00744"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2260365"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2013.2280338"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2333361"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2010.2070050"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1038\/nnano.2011.96"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2312499"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2169996"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1561\/1000000005"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.1999.799433"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757513"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"3","DOI":"10.1145\/1117201.1117203","article-title":"A 90 nm low-power FPGA for battery-powered applications","author":"tuan","year":"2006","journal-title":"Proc ACM\/SIGDA Int Symp Field-Prog Gate Arrays"},{"key":"ref7","first-page":"57","article-title":"Leakage power analysis of a 90 nm FPGA","author":"tuan","year":"2003","journal-title":"Proc IEEE Custom Integr Circuits Conf"},{"key":"ref49","first-page":"442","article-title":"Reconfigurable circuit design with nanomaterials","author":"dong","year":"2009","journal-title":"Proc Design Autom Test Eur Conf Exhibition (DATE)"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2006.346732"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2003.1159751"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1145\/378239.378464"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1145\/503048.503051"},{"key":"ref47","article-title":"Architectures and algorithms for field-programmable gate arrays with embedded memory","author":"wilton","year":"1997"},{"key":"ref42","year":"1994","journal-title":"The Programmable Logic Data Book"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2259512"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/12.844347"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1145\/225871.225886"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7365521\/07024190.pdf?arnumber=7024190","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,8,1]],"date-time":"2023-08-01T18:27:10Z","timestamp":1690914430000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7024190\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,1]]},"references-count":53,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2015.2389260","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,1]]}}}