{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T16:08:19Z","timestamp":1761581299569},"reference-count":36,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2016,1,1]],"date-time":"2016-01-01T00:00:00Z","timestamp":1451606400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2016,1]]},"DOI":"10.1109\/tvlsi.2015.2391291","type":"journal-article","created":{"date-parts":[[2015,4,13]],"date-time":"2015-04-13T18:57:11Z","timestamp":1428951431000},"page":"38-49","source":"Crossref","is-referenced-by-count":7,"title":["Test Pattern Modification for Average IR-Drop Reduction"],"prefix":"10.1109","volume":"24","author":[{"given":"Wei-Sheng","family":"Ding","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hung-Yi","family":"Hsieh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Cheng-Yu","family":"Han","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"James Chien-Mo","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiaoqing","family":"Wen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","year":"2008","journal-title":"Library Compiler User Guide"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/96.704931"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.850863"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775860"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2002.1012710"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2012.6401548"},{"key":"ref34","first-page":"1","article-title":"A novel scheme to reduce power supply noise for high-quality at-speed scan testing","author":"wen","year":"2007","journal-title":"Proc Int Test Conf"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2007.901574"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2006.297642"},{"key":"ref12","first-page":"1019","article-title":"Low-capture-power test generation for scan-based at-speed testing","author":"wen","year":"2005","journal-title":"Proc IEEE Int Test Conf"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2007.375221"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2006.297694"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2012.68"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cdt:20070088"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2280616"},{"key":"ref18","first-page":"265","article-title":"On low-capture-power test generation for scan testing","author":"wen","year":"2005","journal-title":"Proc VLSI Test Symp"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2010.5654130"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2007.80"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/280756.280915"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2005.1583995"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1269036"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2002.1003802"},{"key":"ref29","doi-asserted-by":"crossref","DOI":"10.5948\/UPO9781614440222","author":"doyle","year":"1984","journal-title":"Random Walks and Electric Networks"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2005.77"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2007.77"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2035584"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.52"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TADVP.2004.825480"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1271098"},{"key":"ref20","first-page":"533","article-title":"Transition delay fault test pattern generation considering supply voltage noise in a SOC design","author":"ahmed","year":"2007","journal-title":"Proc Design Autom Conf"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2004.1386971"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2007.34"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2030353"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403663"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.828110"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2008.4681551"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7365521\/07084683.pdf?arnumber=7084683","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T15:57:43Z","timestamp":1642003063000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7084683\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,1]]},"references-count":36,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2015.2391291","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,1]]}}}