{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,23]],"date-time":"2026-01-23T19:28:23Z","timestamp":1769196503147,"version":"3.49.0"},"reference-count":76,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2016,1,1]],"date-time":"2016-01-01T00:00:00Z","timestamp":1451606400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2016,1]]},"DOI":"10.1109\/tvlsi.2015.2392942","type":"journal-article","created":{"date-parts":[[2015,3,4]],"date-time":"2015-03-04T19:49:54Z","timestamp":1425498594000},"page":"58-66","source":"Crossref","is-referenced-by-count":34,"title":["Assessing Trends in Performance per Watt for Signal Processing Applications"],"prefix":"10.1109","volume":"24","author":[{"given":"Brian","family":"Degnan","sequence":"first","affiliation":[]},{"given":"Bo","family":"Marr","sequence":"additional","affiliation":[]},{"given":"Jennifer","family":"Hasler","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref73","year":"2014","journal-title":"Radeon R9"},{"key":"ref72","year":"2013","journal-title":"TMS320C6678 Multicore Fixed and Floating-Point Digital Signal Processor"},{"key":"ref71","article-title":"Intel Core i7-4960X Processor Extreme Edition (15M Cache, up to 4.00 GHz)","year":"2014"},{"key":"ref70","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2013.49"},{"key":"ref76","year":"2014","journal-title":"GeForce GTX 700 Titan Black"},{"key":"ref74","year":"2014","journal-title":"GeForce GTX 780"},{"key":"ref39","year":"2014","journal-title":"AMD Athlon BE-2300"},{"key":"ref75","author":"mattina","year":"2013","journal-title":"Architecture and Performance of the Tilera TILE-Gx8072 Manycore Processor"},{"key":"ref38","year":"2013","journal-title":"IBM POWER Systems Hardware Deep Dive"},{"key":"ref33","year":"2014","journal-title":"Pentium 4 Processor Extreme Edition supporting HT Technology 3 20 GHz 2M Cache 800 MHz FSB"},{"key":"ref32","year":"2005","journal-title":"MPC 755A RISC microprocessor hardware specification"},{"key":"ref31","year":"2005","journal-title":"MPC 755A RISC microprocessor hardware specification"},{"key":"ref30","year":"2002","journal-title":"PowerPC 740 and PowerPC 750 Microprocessor Datasheet"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2004.1289290"},{"key":"ref36","year":"2012","journal-title":"TMS320C6455 Fixed-Point Digital Signal Processor"},{"key":"ref35","year":"2005","journal-title":"TMS320LC5410 Fixed-Point Digital Signal Processor"},{"key":"ref34","year":"2005","journal-title":"TMS320C6000 power consumption summary"},{"key":"ref60","year":"2009","journal-title":"Cortex-a5"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2011.2143150"},{"key":"ref61","article-title":"Performance of low power ARM processors","author":"lewins","year":"2012","journal-title":"Proc Raytheon Inf Syst Comput (ISAC) Symp"},{"key":"ref63","year":"2014","journal-title":"Xilinx Power Estimator"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1998.727028"},{"key":"ref64","year":"2014","journal-title":"Intel Core i7-990X Processor Extreme Edition"},{"key":"ref27","year":"2014","journal-title":"Intel Pentium Pro 200"},{"key":"ref65","year":"2014","journal-title":"GeForce GTX 580"},{"key":"ref66","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2012.1"},{"key":"ref29","year":"1999","journal-title":"Alpha 21264 Microprocessor DataSheet"},{"key":"ref67","year":"2014","journal-title":"The geforece gtx 680"},{"key":"ref68","year":"2014","journal-title":"Intel Atom Processor D2550 (1M Cache 1 86 GHz)"},{"key":"ref69","first-page":"96","article-title":"5.1 POWER8: A 12-core server-class processor in 22 nm SOI with 7.6Tb\/s off-chip bandwidth","author":"fluhr","year":"2014","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers (ISSCC)"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MSPEC.2014.6776286"},{"key":"ref1","article-title":"Assessing trends over time in performance, costs, and energy use for servers","author":"koomey","year":"0"},{"key":"ref20","year":"1984","journal-title":"6510 Microprocessor"},{"key":"ref22","year":"1991","journal-title":"M68000 8-\/16-\/32-BIT Microprocessors User’s Manual"},{"key":"ref21","year":"1990","journal-title":"Program Reference Manual"},{"key":"ref24","year":"1990","journal-title":"MC68030 Enhanced 32-bit Microprocessor User s Manual"},{"key":"ref23","year":"1984","journal-title":"iAPX 286 Hardware Reference Manual"},{"key":"ref26","year":"2014","journal-title":"Intel Pentium Pro Processors"},{"key":"ref25","year":"1990","journal-title":"Microprocessor Programmer's Reference Manual"},{"key":"ref50","year":"2014","journal-title":"Intel Core 2 Duo T9400 (6M Cache 2 53 GHz 1066 MHz FSB)"},{"key":"ref51","year":"2014","journal-title":"Intel Atom Processor 230 (512K Cache 1 60 GHz 533 MHz FSB)"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2008.4523070"},{"key":"ref58","year":"2014","journal-title":"Intel Atom Processor 230 (512K Cache 1 60 GHz 533 MHz FSB)"},{"key":"ref57","year":"2013","journal-title":"TMS320LC5410 Fixed-Point Digital Signal Processor"},{"key":"ref56","year":"2014","journal-title":"Intel Core i7-990X Processor Extreme Edition"},{"key":"ref55","year":"2010","journal-title":"Tesla M2090 Dual-Slot Computing Processor Module"},{"key":"ref54","year":"2010","journal-title":"Tesla c2050 and Tesla c2070 Computing Processor Board"},{"key":"ref53","author":"woolley","year":"2011","journal-title":"CUDA Overview"},{"key":"ref52","year":"2011","journal-title":"TMS320C6416 Fixed-Point Digital Signal Processors"},{"key":"ref10","first-page":"182","article-title":"A 1.45 GHz 52-to-162 GFLOPS\/W variable-precision floating-point fused multiply-add unit with certainty tracking in 32 nm CMOS","author":"kaul","year":"2012","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers (ISSCC)"},{"key":"ref11","first-page":"178","article-title":"A 280 mV-to-1.1 V 256b reconfigurable SIMD vector permutation engine with 2-dimensional shuffle in 22 nm CMOS","author":"hsu","year":"2012","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers (ISSCC)"},{"key":"ref40","year":"2014","journal-title":"Intel Core 2 X6800 (4M Cache 2 93 GHz 1066 MHz FSB)"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/16.661220"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/N-SSC.2007.4785538"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/16.249436"},{"key":"ref15","first-page":"10","article-title":"Computing’s energy problem (and what we can do about it)","author":"horowitz","year":"2014","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref16","article-title":"Simultaneous multi-threading implementation in POWER5","volume":"15","author":"kalla","year":"2003","journal-title":"Proc Hot Chips Conf"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2133806.2133822"},{"key":"ref18","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/1186736.1186737","article-title":"SPEC CPU2006 benchmark descriptions","volume":"34","author":"henning","year":"2006","journal-title":"ACM SIGARCH Comput Archit News"},{"key":"ref19","year":"1990","journal-title":"8088 8-Bit HMOS Microprocessor"},{"key":"ref4","first-page":"3.3.1","article-title":"22 nm high-performance SOI technology featuring dual-embedded stressors, epi-plate high-k deep-trench embedded DRAM and self-aligned via 15 LM BEOL","author":"narasimha","year":"2012","journal-title":"Proc IEEE Int Electron Devices Meeting (IEDM)"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2012.6330657"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/PGEC.1964.263830"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2012.6242496"},{"key":"ref8","first-page":"657","article-title":"A 65 nm logic technology featuring 35 nm gate lengths, enhanced channel strain, 8 Cu interconnect layers, low-k ILD and 0.57 $\\mu $ m $^{2}$ SRAM cell","author":"bai","year":"2004","journal-title":"IEEE Int Electron Devices Meeting Tech Dig (IEDM)"},{"key":"ref7","first-page":"247","article-title":"A 45 nm logic technology with high- $k+$ metal gate transistors, strained silicon, 9 Cu interconnect layers, 193 nm dry patterning, and 100% Pb-free packaging","author":"mistry","year":"2007","journal-title":"Proc IEEE Int Electron Devices Meeting (IEDM)"},{"key":"ref49","article-title":"Inside Intel core microarchitecture (Nehalem)","volume":"20","author":"singhal","year":"2008","journal-title":"Proc Symp High Perform Chips"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2009.5424422"},{"key":"ref46","year":"2009","journal-title":"MPC8641 and MPC8641D Integrated Host Processor Hardware Specifications"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1147\/rd.494.0589"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1147\/rd.516.0639"},{"key":"ref47","year":"2009","journal-title":"TMS320LC5410 Fixed-Point Digital Signal Processor"},{"key":"ref42","year":"2014","journal-title":"Intel Pentium Processor E2140 (1M Cache 1 60 GHz 800 MHz FSB)"},{"key":"ref41","year":"2014","journal-title":"Intel Core 2 QX6700 (8M Cache 2 66 GHz 1066 MHz FSB)"},{"key":"ref44","article-title":"MONARCH: A first generation polymorphic computing processor","author":"vahey","year":"2006","journal-title":"10th High Performance Embedded Computing Workshop"},{"key":"ref43","article-title":"MONARCH: A morphable networked micro-architecture","author":"granacki","year":"0"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7365521\/7054508.pdf?arnumber=7054508","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T15:57:42Z","timestamp":1642003062000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7054508\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,1]]},"references-count":76,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2015.2392942","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,1]]}}}