{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,21]],"date-time":"2026-02-21T18:59:49Z","timestamp":1771700389335,"version":"3.50.1"},"reference-count":20,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2016,1,1]],"date-time":"2016-01-01T00:00:00Z","timestamp":1451606400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2016,1]]},"DOI":"10.1109\/tvlsi.2015.2393717","type":"journal-article","created":{"date-parts":[[2015,3,25]],"date-time":"2015-03-25T18:54:37Z","timestamp":1427309677000},"page":"398-402","source":"Crossref","is-referenced-by-count":24,"title":["Energy and Area Efficient Three-Input XOR\/XNORs With Systematic Cell Design Methodology"],"prefix":"10.1109","volume":"24","author":[{"given":"Tooraj","family":"Nikoubin","sequence":"first","affiliation":[]},{"given":"Mahdieh","family":"Grailoo","sequence":"additional","affiliation":[]},{"given":"Changzhi","family":"Li","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCBB.2013.2295803"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2005.74"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/DCAS.2010.5955034"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/92.988727"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2007.895509"},{"key":"ref15","first-page":"-317v","article-title":"A novel hybrid pass logic with static CMOS output drive full-adder cell","volume":"5","author":"zhang","year":"2003","journal-title":"Proc Int Symp Circuits Syst (ISCAS)"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2007.4295280"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1155\/2010\/264390"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.1013899"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ICICDT.2006.1669411"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2005.860119"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1080\/00207211003646944"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.848806"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.887807"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1166\/jolpe.2009.1046"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1166\/jolpe.2010.1099"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2038166"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1049\/el.2013.0893"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1080\/00207217.2013.832389"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2013.08.010"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7365521\/7067438.pdf?arnumber=7067438","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T15:57:42Z","timestamp":1642003062000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7067438\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,1]]},"references-count":20,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2015.2393717","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,1]]}}}