{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,21]],"date-time":"2026-02-21T19:49:45Z","timestamp":1771703385916,"version":"3.50.1"},"reference-count":35,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2016,1,1]],"date-time":"2016-01-01T00:00:00Z","timestamp":1451606400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"Altera Toronto Technology Center, Toronto, ON, Canada"},{"name":"Natural Science and Research Council of Canada"},{"DOI":"10.13039\/501100000266","name":"U.K. Engineering and Physical Sciences Research Council","doi-asserted-by":"crossref","id":[{"id":"10.13039\/501100000266","id-type":"DOI","asserted-by":"crossref"}]},{"DOI":"10.13039\/100011102","name":"European Union Seventh Framework Programme","doi-asserted-by":"crossref","award":["257906"],"award-info":[{"award-number":["257906"]}],"id":[{"id":"10.13039\/100011102","id-type":"DOI","asserted-by":"crossref"}]},{"DOI":"10.13039\/100011102","name":"European Union Seventh Framework Programme","doi-asserted-by":"crossref","award":["287804"],"award-info":[{"award-number":["287804"]}],"id":[{"id":"10.13039\/100011102","id-type":"DOI","asserted-by":"crossref"}]},{"DOI":"10.13039\/100011102","name":"European Union Seventh Framework Programme","doi-asserted-by":"crossref","award":["318521"],"award-info":[{"award-number":["318521"]}],"id":[{"id":"10.13039\/100011102","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2016,1]]},"DOI":"10.1109\/tvlsi.2015.2393914","type":"journal-article","created":{"date-parts":[[2015,2,12]],"date-time":"2015-02-12T19:51:02Z","timestamp":1423770662000},"page":"178-191","source":"Crossref","is-referenced-by-count":18,"title":["An FPGA Architecture and CAD Flow Supporting Dynamically Controlled Power Gating"],"prefix":"10.1109","volume":"24","author":[{"given":"Assem A. M.","family":"Bsoul","sequence":"first","affiliation":[]},{"given":"Steven J. E.","family":"Wilton","sequence":"additional","affiliation":[]},{"given":"Kuen Hung","family":"Tsoi","sequence":"additional","affiliation":[]},{"given":"Wayne","family":"Luk","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2004.1393249"},{"key":"ref32","article-title":"FPGA lookup table with transmission gate structure for reliable low-voltage operation","author":"pi","year":"2003"},{"key":"ref31","author":"weste","year":"2011","journal-title":"CMOS VLSI Design A Circuits and Systems Perspective"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2009.5377673"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2013.6645509"},{"key":"ref34","doi-asserted-by":"crossref","first-page":"108","DOI":"10.1109\/66.827350","article-title":"modeling of interconnect capacitance, delay, and crosstalk in vlsi","volume":"13","author":"wong","year":"2000","journal-title":"IEEE Transactions on Semiconductor Manufacturing"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/968280.968289"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2005.1466244"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2010.5681533"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2012.6412117"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2011.5993640"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2013.6645548"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-5145-4"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/1508128.1508150"},{"key":"ref18","article-title":"Power consumption at 40 and 45 nm","author":"klein","year":"2009"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/329166.329208"},{"key":"ref28","year":"2015","journal-title":"Quartus II University Interface Program"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.885731"},{"key":"ref27","author":"detrey","year":"2004","journal-title":"FPLibrary A VHDL Library of Parameterisable Floating-point and LNS Operators for FPGA"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1508128.1508132"},{"key":"ref6","article-title":"Lowering power at 28 nm with Xilinx 7 series FPGAs","author":"hussein","year":"2011"},{"key":"ref29","year":"2015","journal-title":"Predictive Technology Model (PTM)"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/968280.968288"},{"key":"ref8","author":"henzler","year":"2007","journal-title":"Power Management of Digital Circuits in Deep Sub-Micron CMOS Technologies"},{"key":"ref7","year":"2011","journal-title":"Meeting the Low Power Imperative at 28 Nm"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2000.840850"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1120725.1120984"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1117201.1117205"},{"key":"ref20","author":"keating","year":"2007","journal-title":"Low Power Methodology Manual For System-on-Chip Design"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1166\/jolpe.2014.1289"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/2145694.2145737"},{"key":"ref24","year":"2012","journal-title":"ABC A System for Sequential Synthesis and Verification"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2010.31"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TRO.2012.2226382"},{"key":"ref25","article-title":"Cluster-based architecture, timing-driven packing and timing-driven placement for FPGAs","author":"marquardt","year":"1999"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7365521\/7041184.pdf?arnumber=7041184","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T15:57:42Z","timestamp":1642003062000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7041184\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,1]]},"references-count":35,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2015.2393914","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,1]]}}}