{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T10:44:06Z","timestamp":1761648246970,"version":"3.37.3"},"reference-count":12,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2016,1,1]],"date-time":"2016-01-01T00:00:00Z","timestamp":1451606400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100001711","name":"Schweizerischer Nationalfonds zur F\u00f6rderung der Wissenschaftlichen Forschung","doi-asserted-by":"publisher","award":["PP002-119057"],"award-info":[{"award-number":["PP002-119057"]}],"id":[{"id":"10.13039\/501100001711","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Swiss National Government scholarship"},{"name":"Intel Ph.D. Fellowship"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2016,1]]},"DOI":"10.1109\/tvlsi.2015.2394459","type":"journal-article","created":{"date-parts":[[2015,2,4]],"date-time":"2015-02-04T19:52:01Z","timestamp":1423079521000},"page":"358-362","source":"Crossref","is-referenced-by-count":32,"title":["Single-Supply 3T Gain-Cell for Low-Voltage Low-Power Applications"],"prefix":"10.1109","volume":"24","author":[{"given":"Robert","family":"Giterman","sequence":"first","affiliation":[]},{"given":"Adam","family":"Teman","sequence":"additional","affiliation":[]},{"given":"Pascal","family":"Meinerzhagen","sequence":"additional","affiliation":[]},{"given":"Lior","family":"Atias","sequence":"additional","affiliation":[]},{"given":"Andreas","family":"Burg","sequence":"additional","affiliation":[]},{"given":"Alexander","family":"Fish","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"1","article-title":"A 5.42nW\/kB retention power logic-compatible embedded DRAM with 2T dual-Vt gain cell for low power sensing applications","author":"lee","year":"2010","journal-title":"Proc IEEE A-SSCC"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/JSSC.2011.2168729"},{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/TCSII.2014.2305016"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/ISSCC.2010.5433815"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1049\/joe.2013.0057"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.3390\/jlpea3020054"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1109\/TCSI.2013.2252652"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1109\/JSSC.2011.2128150"},{"key":"ref7","first-page":"1","article-title":"Design and implementation of 8k-bits low power SRAM in 180nm technology","volume":"2","author":"reddy","year":"2009","journal-title":"Proc IMCECS"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/JSSC.2008.2007155"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1109\/JSSC.2012.2206685"},{"year":"2013","journal-title":"The 2013 Edition of the International Technology Roadmap for Semiconductors","key":"ref1"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7365521\/07031447.pdf?arnumber=7031447","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T15:57:41Z","timestamp":1642003061000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7031447\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,1]]},"references-count":12,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2015.2394459","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2016,1]]}}}