{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,8]],"date-time":"2025-11-08T17:40:26Z","timestamp":1762623626591,"version":"3.37.3"},"reference-count":35,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2016,1,1]],"date-time":"2016-01-01T00:00:00Z","timestamp":1451606400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"National Basic Research Program of China (973)","award":["2011CB302503"],"award-info":[{"award-number":["2011CB302503"]}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61100016","61376043","61221062","61402439"],"award-info":[{"award-number":["61100016","61376043","61221062","61402439"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2016,1]]},"DOI":"10.1109\/tvlsi.2015.2395415","type":"journal-article","created":{"date-parts":[[2015,2,20]],"date-time":"2015-02-20T19:51:06Z","timestamp":1424461866000},"page":"92-102","source":"Crossref","is-referenced-by-count":13,"title":["Enhanced Wear-Rate Leveling for PRAM Lifetime Improvement Considering Process Variation"],"prefix":"10.1109","volume":"24","author":[{"given":"Yinhe","family":"Han","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jianbo","family":"Dong","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kaiheng","family":"Weng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ying","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiaowei","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687449"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024939"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevLett.21.1450"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2009.30"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5456923"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228439"},{"journal-title":"M5","year":"0","key":"ref10"},{"journal-title":"PIN","year":"0","key":"ref11"},{"journal-title":"O-Profile","year":"0","key":"ref12"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1002\/nav.3800020109"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1137\/0105003"},{"article-title":"Unified re-map and cache-index table with dual write-counters for wearleveling of non-volatile flash RAM mass storage","year":"1999","author":"bruce","key":"ref15"},{"article-title":"Wear leveling techniques for flash EEPROM systems","year":"2001","author":"lofgren","key":"ref16"},{"article-title":"Method of and architecture for controlling system data with automatic wear leveling in a semiconductor non-volatile mass storage memory","year":"1998","author":"estakhri","key":"ref17"},{"article-title":"Wear leveling of static areas in flash memory","year":"2004","author":"ban","key":"ref18"},{"key":"ref19","first-page":"212","article-title":"Endurance enhancement of flash-memory storage, systems: An efficient static wear leveling design","author":"chang","year":"2007","journal-title":"Proc 4th ACM\/IEEE DAC"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/1366110.1366204"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555760"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736023"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1147\/rd.524.0465"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555758"},{"key":"ref29","first-page":"16","article-title":"Path-based statistical timing analysis considering inter and intra-die correlations","author":"agarwal","year":"2002","journal-title":"Proc TAU"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555759"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1375457.1375484"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630086"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2014.7001366"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/2.982916"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2003.1250880"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669117"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669116"},{"key":"ref21","first-page":"136","article-title":"Energy-and endurance-aware design of phase change memory caches","author":"joo","year":"2010","journal-title":"Proc DATE"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.888349"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.2005.1493077"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555761"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.908001"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7365521\/7046386.pdf?arnumber=7046386","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T15:57:43Z","timestamp":1642003063000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7046386\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,1]]},"references-count":35,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2015.2395415","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2016,1]]}}}