{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:21:23Z","timestamp":1740133283339,"version":"3.37.3"},"reference-count":23,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2016,1,1]],"date-time":"2016-01-01T00:00:00Z","timestamp":1451606400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CNS-1441667","CCF-1218629"],"award-info":[{"award-number":["CNS-1441667","CCF-1218629"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","award":["2014-TS-2554"],"award-info":[{"award-number":["2014-TS-2554"]}],"id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2016,1]]},"DOI":"10.1109\/tvlsi.2015.2396083","type":"journal-article","created":{"date-parts":[[2015,2,16]],"date-time":"2015-02-16T19:37:15Z","timestamp":1424115435000},"page":"313-323","source":"Crossref","is-referenced-by-count":24,"title":["Efficient Selection of Trace and Scan Signals for Post-Silicon Debug"],"prefix":"10.1109","volume":"24","author":[{"given":"Kamran","family":"Rahmani","sequence":"first","affiliation":[]},{"given":"Sudhi","family":"Proch","sequence":"additional","affiliation":[]},{"given":"Prabhat","family":"Mishra","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2011.6139157"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/FMCAD.2008.ECP.9"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1270847"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2004.1358915"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2011.14"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2013.6657069"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2014.6783318"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2024116"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2013.206"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2009.20"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"285","DOI":"10.1109\/TCAD.2008.2009158","article-title":"Algorithms for state restoration and trace-signal selection for data acquisition in silicon debug","volume":"28","author":"ko","year":"2009","journal-title":"IEEE Trans Comput -Aided Design Integr Circuits Syst"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2192457"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2010.5654123"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2011.6105391"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2013.205"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.111"},{"key":"ref2","first-page":"1338","article-title":"Trace signal selection for visibility enhancement in post-silicon validation","author":"liu","year":"2009","journal-title":"Proc Design Autom Test Eur Conf Exhibition (DATE)"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837300"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ETSYM.2010.5512781"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1999.805821"},{"journal-title":"Icarus verilog","year":"2015","author":"williams","key":"ref22"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ETSYM.2004.1347600"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837300"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7365521\/7042810.pdf?arnumber=7042810","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T15:57:43Z","timestamp":1642003063000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7042810\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,1]]},"references-count":23,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2015.2396083","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2016,1]]}}}