{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,6]],"date-time":"2026-03-06T01:15:49Z","timestamp":1772759749998,"version":"3.50.1"},"reference-count":26,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2016,1,1]],"date-time":"2016-01-01T00:00:00Z","timestamp":1451606400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100000038","name":"Natural Sciences and Engineering Research Council of Canada","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100000038","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Altera, San Jose, CA, USA"},{"name":"Vanier Canada Graduate Scholarships"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2016,1]]},"DOI":"10.1109\/tvlsi.2015.2397005","type":"journal-article","created":{"date-parts":[[2015,2,16]],"date-time":"2015-02-16T19:37:15Z","timestamp":1424115435000},"page":"165-177","source":"Crossref","is-referenced-by-count":14,"title":["Power Analysis of Embedded NoCs on FPGAs and Comparison With Custom Buses"],"prefix":"10.1109","volume":"24","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-4568-8932","authenticated-orcid":false,"given":"Mohamed S.","family":"Abdelfattah","sequence":"first","affiliation":[]},{"given":"Vaughn","family":"Betz","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2008.17"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISSOC.2006.321982"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2003.1179895"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370828"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2005.52"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2006.244033"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2013.6645496"},{"key":"ref17","article-title":"Efficient microarchitecture for network-on-chip routers","author":"becker","year":"2012"},{"key":"ref18","year":"2007","journal-title":"Stratix III FPGA Lowest Power Highest Performance 65-nm FPGA"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.884574"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2013.131"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1950413.1950435"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2145694.2145703"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1057661.1057769"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2008.4762393"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2012.6412110"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2012.6412118"},{"key":"ref9","first-page":"45","article-title":"Hardwired networks on chip in FPGAs to unify functional and configuration interconnects","author":"goossens","year":"2008","journal-title":"Proc IEEE Int Symp Networks-on-Chip (NOCS)"},{"key":"ref1","year":"2014","journal-title":"Xilinx Ships First Virtex UltraScale FPGA and Expands Industry’s Only 20 nm High-End Family for 500 G on a Single Chip"},{"key":"ref20","author":"rabaey","year":"2003","journal-title":"Digital Integrated Circuits A Design Perspective"},{"key":"ref22","author":"dally","year":"2004","journal-title":"Principles and Practices of Interconnection Networks"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379048"},{"key":"ref24","year":"2011","journal-title":"Stratix PowerPlay Early Power Estimator"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/1950413.1950419"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/2629442"},{"key":"ref25","year":"2011","journal-title":"Quartus II Handbook"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7365521\/7042800.pdf?arnumber=7042800","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T15:57:42Z","timestamp":1642003062000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7042800\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,1]]},"references-count":26,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2015.2397005","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,1]]}}}