{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:21:25Z","timestamp":1740133285525,"version":"3.37.3"},"reference-count":11,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2016,1,1]],"date-time":"2016-01-01T00:00:00Z","timestamp":1451606400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/100000143","name":"Division of Computing and Communication Foundations through the National Science Foundation","doi-asserted-by":"publisher","award":["CCF-1064976","CNS-1012070","EFRI-1038139"],"award-info":[{"award-number":["CCF-1064976","CNS-1012070","EFRI-1038139"]}],"id":[{"id":"10.13039\/100000143","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2016,1]]},"DOI":"10.1109\/tvlsi.2015.2397876","type":"journal-article","created":{"date-parts":[[2015,3,29]],"date-time":"2015-03-29T02:45:33Z","timestamp":1427597133000},"page":"343-347","source":"Crossref","is-referenced-by-count":12,"title":["ContextPreRF: Enhancing the Performance and Energy of GPUs With Nonuniform Register Access"],"prefix":"10.1109","volume":"24","author":[{"given":"Michael","family":"Moeng","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Haifeng","family":"Xu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rami","family":"Melhem","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alex K.","family":"Jones","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/TCAD.2012.2185930"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/IISWC.2009.5306797"},{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.7873\/DATE.2013.365"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/TPDS.2007.1091"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1145\/2000064.2000094"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1063\/1.2830964"},{"year":"2010","author":"liu","article-title":"Operand collector architecture","key":"ref8"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1145\/2541228.2555308"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/ISPASS.2009.4919648"},{"year":"2009","author":"muralimanohar","article-title":"CACTI 6.0: A tool to model large caches","key":"ref9"},{"year":"0","journal-title":"CUDA C Programming Guide","key":"ref1"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7365521\/7070716.pdf?arnumber=7070716","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T15:57:43Z","timestamp":1642003063000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7070716\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,1]]},"references-count":11,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2015.2397876","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2016,1]]}}}