{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,3]],"date-time":"2024-09-03T06:37:37Z","timestamp":1725345457559},"reference-count":23,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2016,1,1]],"date-time":"2016-01-01T00:00:00Z","timestamp":1451606400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"Departmental Research Support Grant through the University Grants Commission, Government of India"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2016,1]]},"DOI":"10.1109\/tvlsi.2015.2398117","type":"journal-article","created":{"date-parts":[[2015,3,2]],"date-time":"2015-03-02T19:43:49Z","timestamp":1425325429000},"page":"218-222","source":"Crossref","is-referenced-by-count":11,"title":["A Low-Power Robust Easily Cascaded PentaMTJ-Based Combinational and Sequential Circuits"],"prefix":"10.1109","volume":"24","author":[{"given":"Mohit Kumar","family":"Gupta","sequence":"first","affiliation":[]},{"given":"Mohd","family":"Hasan","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2011.2158527"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2012.2211892"},{"key":"ref12","author":"horowitz","year":"1989","journal-title":"The Art of Electronics"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2220458"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2014.2346472"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2007735"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2011.2173565"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevB.62.570"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2013.2245911"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2012.06.035"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2003.811807"},{"key":"ref3","year":"2011","journal-title":"The International Technology Roadmap for Semiconductors (ITRS)"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1038\/nmat2024"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1126\/science.1065389"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2220507"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2012.2189015"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1126\/science.282.5394.1660"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/20.908581"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2007.893412"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2011.2178416"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1063\/1.3536482"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1063\/1.3676610"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2010.5647611"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7365521\/7052387.pdf?arnumber=7052387","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T15:57:42Z","timestamp":1642003062000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7052387\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,1]]},"references-count":23,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2015.2398117","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,1]]}}}