{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,26]],"date-time":"2025-11-26T04:54:53Z","timestamp":1764132893940},"reference-count":42,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2016,1,1]],"date-time":"2016-01-01T00:00:00Z","timestamp":1451606400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2016,1]]},"DOI":"10.1109\/tvlsi.2015.2399457","type":"journal-article","created":{"date-parts":[[2015,3,20]],"date-time":"2015-03-20T19:23:02Z","timestamp":1426879382000},"page":"276-289","source":"Crossref","is-referenced-by-count":7,"title":["Sequence-Aware Watermark Design for Soft IP Embedded Processors"],"prefix":"10.1109","volume":"24","author":[{"given":"Jedrzej","family":"Kufel","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Peter Reid","family":"Wilson","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Stephen","family":"Hill","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bashir M.","family":"Al-Hashimi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Paul N.","family":"Whatmough","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","first-page":"1","article-title":"Clock-modulation based watermark for protection of embedded processors","author":"kufel","year":"2014","journal-title":"Proc DATE"},{"key":"ref38","first-page":"273","article-title":"Group synchronizing of binary digital sequences","author":"barker","year":"1953","journal-title":"Communication Theory"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2010.2061228"},{"key":"ref32","first-page":"1","article-title":"RON: An on-chip ring oscillator network for hardware Trojan detection","author":"zhang","year":"2011","journal-title":"Proc DATE"},{"key":"ref31","first-page":"16","article-title":"Correlation power analysis with a leakage model","volume":"3156","author":"brier","year":"2004","journal-title":"Proc 6th Int Workshop CHES"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/1502781.1502785"},{"key":"ref37","article-title":"Efficient shift registers, LFSR counters, and long pseudorandom sequence generators","author":"alfke","year":"1996"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2010.5537191"},{"key":"ref35","author":"keating","year":"2007","journal-title":"Low Power Methodology Manual For System-on-Chip Design"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.200"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2009.4810309"},{"key":"ref40","author":"york","year":"2002","journal-title":"Benchmarking in Context Dhrystone"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/378239.378565"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2003.822126"},{"key":"ref13","doi-asserted-by":"crossref","first-page":"1363","DOI":"10.1109\/TCAD.2002.804205","article-title":"Publicly detectable watermarking for intellectual property authentication in VLSI design","volume":"21","author":"qu","year":"2002","journal-title":"IEEE Trans Comput -Aided Design Integr Circuits Syst"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1080334.1080338"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2003.816208"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2006.270313"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-007-0136-8"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2010.5513117"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/RADIOELEK.2007.371484"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/SPL.2010.5483008"},{"key":"ref4","first-page":"363","article-title":"The state-of-the-art in IC reverse engineering","volume":"5747","author":"torrance","year":"2009","journal-title":"Proc 11th Int Workshop CHES"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.896914"},{"key":"ref3","year":"2001","journal-title":"Intellectual Property Protection Schemes Alternatives and Discussion"},{"key":"ref6","first-page":"1360","article-title":"Constraint-based watermarking technique for hard IP core protection in physical layout design level","author":"ni","year":"2004","journal-title":"Proc ICSICT"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-45418-7_17"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/43.952740"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ASIC.2001.954736"},{"key":"ref7","first-page":"1317","article-title":"A watermarking technique for hard IP protection in post-layout design level","author":"cai","year":"2007","journal-title":"Proc ASICON"},{"key":"ref2","year":"1997","journal-title":"VSI Alliance Architecture Document Version 1 0"},{"key":"ref9","first-page":"6206","article-title":"A post layout watermarking method for IP protection","author":"nie","year":"2005","journal-title":"Proc ISCAS"},{"key":"ref1","first-page":"114","article-title":"Cramming more components onto integrated circuits","volume":"38","author":"moore","year":"1965","journal-title":"Electronics"},{"key":"ref20","doi-asserted-by":"crossref","first-page":"673","DOI":"10.1109\/7.55562","article-title":"A new algorithm to optimize Barker code sidelobe suppression filters","volume":"26","author":"hua","year":"1990","journal-title":"IEEE Trans Aerosp Electron Syst"},{"key":"ref22","doi-asserted-by":"crossref","first-page":"147","DOI":"10.1007\/3-540-36617-2_13","article-title":"Watermarking techniques for electronic circuit design","volume":"2613","author":"charbon","year":"2003","journal-title":"Digital Watermarking"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/4.826826"},{"key":"ref42","doi-asserted-by":"crossref","DOI":"10.17487\/rfc1321","article-title":"The MD5 message-digest algorithm","author":"rivest","year":"1992"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2011.5938070"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2012.2191964"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.32"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2098131"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/AHS.2008.73"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7365521\/07064783.pdf?arnumber=7064783","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T15:57:42Z","timestamp":1642003062000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7064783\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,1]]},"references-count":42,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2015.2399457","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,1]]}}}