{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,9]],"date-time":"2025-04-09T13:34:35Z","timestamp":1744205675050,"version":"3.37.3"},"reference-count":24,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2016,2,1]],"date-time":"2016-02-01T00:00:00Z","timestamp":1454284800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"International Science and Technology Cooperation Project of China","award":["2012DFA11170"],"award-info":[{"award-number":["2012DFA11170"]}]},{"name":"Tsinghua Indigenous Research Project","award":["20111080997"],"award-info":[{"award-number":["20111080997"]}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61274131"],"award-info":[{"award-number":["61274131"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"name":"China Major Science and Technology (S&T) Project","award":["2013ZX01033001-001-003"],"award-info":[{"award-number":["2013ZX01033001-001-003"]}]},{"name":"National High Technologies Research Program, China","award":["2012AA012701","2012AA010904"],"award-info":[{"award-number":["2012AA012701","2012AA010904"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2016,2]]},"DOI":"10.1109\/tvlsi.2015.2400219","type":"journal-article","created":{"date-parts":[[2015,2,26]],"date-time":"2015-02-26T14:55:01Z","timestamp":1424962501000},"page":"507-520","source":"Crossref","is-referenced-by-count":9,"title":["Improving Nested Loop Pipelining on Coarse-Grained Reconfigurable Architectures"],"prefix":"10.1109","volume":"24","author":[{"family":"Shouyi Yin","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Dajiang Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Yu Peng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Leibo Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Shaojun Wei","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1216544.1216550"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-45306-7_12"},{"journal-title":"White Paper of Reconfiguration on XPP-III Processor","year":"2006","key":"ref12"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1629395.1629433"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2013.2268992"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2044667"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2008.49"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-007-0152-8"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/151640.151645"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1007\/BF02575586"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2003.1253623"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"3","DOI":"10.1007\/BF03356742","article-title":"Iterative modulo scheduling","volume":"24","author":"rau","year":"1996","journal-title":"Int J Parallel Program"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228600"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454140"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1379022.1375594"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2086696.2086711"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"66","DOI":"10.1007\/978-3-540-77560-7_6","article-title":"Architecture enhancements for the ADRES coarse-grained reconfigurable array","author":"bouwens","year":"2008","journal-title":"High Performance Embedded Architectures and Compilers"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"61","DOI":"10.1007\/978-3-540-45234-8_7","article-title":"ADRES: An architecture with tightly coupled VLIW processor and coarse-grained reconfigurable matrix","author":"mei","year":"2003","journal-title":"Field Programmable Logic and Application"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1375657.1375678"},{"journal-title":"PolyBench The Polyhedral Benchmark Suite","year":"2011","author":"pouchet","key":"ref20"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2295622"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/2380403.2380426"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1587\/transele.E92.C.1284"},{"article-title":"Enabling polyhedral optimizations in LLVM","year":"2011","author":"grosser","key":"ref23"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7386794\/7050290.pdf?arnumber=7050290","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:47:21Z","timestamp":1641988041000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7050290\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,2]]},"references-count":24,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2015.2400219","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2016,2]]}}}