{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,30]],"date-time":"2026-03-30T13:35:04Z","timestamp":1774877704101,"version":"3.50.1"},"reference-count":23,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2016,1,1]],"date-time":"2016-01-01T00:00:00Z","timestamp":1451606400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61101096"],"award-info":[{"award-number":["61101096"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61101098"],"award-info":[{"award-number":["61101098"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2016,1]]},"DOI":"10.1109\/tvlsi.2015.2402207","type":"journal-article","created":{"date-parts":[[2015,2,26]],"date-time":"2015-02-26T19:55:01Z","timestamp":1424980501000},"page":"67-78","source":"Crossref","is-referenced-by-count":47,"title":["A Mixed-Decimation MDF Architecture for Radix-<inline-formula> <tex-math notation=\"LaTeX\">$2^{k}$ <\/tex-math><\/inline-formula> Parallel FFT"],"prefix":"10.1109","volume":"24","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-2778-4381","authenticated-orcid":false,"given":"Jian","family":"Wang","sequence":"first","affiliation":[]},{"given":"Chunlin","family":"Xiong","sequence":"additional","affiliation":[]},{"given":"Kangli","family":"Zhang","sequence":"additional","affiliation":[]},{"given":"Jibo","family":"Wei","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2008.2008074"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2147338"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2178275"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2194315"},{"key":"ref14","first-page":"210","article-title":"A high-speed, low-complexity radix- $2^{4}$ FFT processor for MB-OFDM UWB systems","author":"lee","year":"2006","journal-title":"Proc IEEE Int Symp Circuits Syst"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/IWCMC.2008.37"},{"key":"ref16","first-page":"834","article-title":"A high performance four-parallel 128\/64-point radix- $2^{4}$ FFT\/IFFT processor for MIMO-OFDM systems","author":"liu","year":"2008","journal-title":"Proc IEEE Asia Pacific Conf Circuits Syst"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/SOCCON.2009.5398013"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2010.2048373"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2176163"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCE.2005.1405695"},{"key":"ref3","first-page":"131","article-title":"Design and implementation of a 1024-point pipeline FFT processor","author":"he","year":"1998","journal-title":"Proc IEEE Custom Integr Circuits Conf"},{"key":"ref6","first-page":"337","article-title":"A new VLSI-oriented FFT algorithm and implementation","author":"jia","year":"1998","journal-title":"Proc 11th Annu IEEE Int Conf Adv Syst Integr Circuits"},{"key":"ref5","first-page":"257","article-title":"Designing pipeline FFT processor for OFDM (de)modulation","author":"he","year":"1998","journal-title":"Proc URSI Int Symp Signals Syst Electron"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TSP.2002.806904"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2003.1205769"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1984.1676458"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/29.45545"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2007.901635"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2187406"},{"key":"ref22","author":"parhi","year":"1999","journal-title":"VLSI Digital Signal Processing Systems Design and Implementation"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2182068"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TSP.2009.2016276"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7365521\/7050354.pdf?arnumber=7050354","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T15:57:43Z","timestamp":1642003063000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7050354\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,1]]},"references-count":23,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2015.2402207","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,1]]}}}