{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,2]],"date-time":"2026-07-02T20:10:01Z","timestamp":1783023001722,"version":"3.54.6"},"reference-count":40,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2016,2,1]],"date-time":"2016-02-01T00:00:00Z","timestamp":1454284800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100003968","name":"Iran National Science Foundation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100003968","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2016,2]]},"DOI":"10.1109\/tvlsi.2015.2405133","type":"journal-article","created":{"date-parts":[[2015,3,11]],"date-time":"2015-03-11T14:51:34Z","timestamp":1426085494000},"page":"421-433","source":"Crossref","is-referenced-by-count":54,"title":["High-Speed and Energy-Efficient Carry Skip Adder Operating Under a Wide Range of Supply Voltage Levels"],"prefix":"10.1109","volume":"24","author":[{"given":"Milad","family":"Bahadori","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mehdi","family":"Kamal","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ali","family":"Afzali-Kusha","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Massoud","family":"Pedram","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1982.1675982"},{"key":"ref38","year":"2010","journal-title":"Nangate 45 nm Open Cell Library"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2022531"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2026280"},{"key":"ref31","first-page":"635","article-title":"Exploring high-speed low-power hybrid arithmetic units at scaled supply and adaptive clock-stretching","author":"ghosh","year":"2008","journal-title":"Proc Asia South Pacific Design Autom Conf (ASPDAC)"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/1283780.1283822"},{"key":"ref37","author":"rabaey","year":"2003","journal-title":"Digital Integrated Circuits A Design Perspective"},{"key":"ref36","first-page":"1257","article-title":"High performance reliable variable latency carry select addition","author":"du","year":"2012","journal-title":"Proc Design Autom Test Eur Conf Exhibition (DATE)"},{"key":"ref35","doi-asserted-by":"crossref","first-page":"1874","DOI":"10.1109\/TVLSI.2010.2058874","article-title":"Performance optimization using variable-latency design style","volume":"19","author":"su","year":"2011","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2010.5450484"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2009.2035453"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2009.2034764"},{"key":"ref40","year":"2011","journal-title":"Synopsys HSPICE"},{"key":"ref12","first-page":"66","article-title":"A 280 mV-to-1.2 V wide-operating-range IA-32 processor in 32 nm CMOS","author":"jain","year":"2012","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers (ISSCC)"},{"key":"ref13","article-title":"Binary adder architectures for cell-based VLSI and their synthesis","author":"zimmermann","year":"1998"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.2003.1292373"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1973.5009159"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.2003.1207688"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TEC.1961.5219274"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2004.1333335"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2002.807517"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.848819"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/1013235.1013312"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.838019"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2003.1240880"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2005.71"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2101621"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2005.195498"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"336","DOI":"10.1109\/TCSI.2007.913610","article-title":"A power-delay efficient hybrid carry-lookahead\/carry-select based redundant binary to two’s complement converter","volume":"55","author":"he","year":"2008","journal-title":"IEEE Trans Circuits Syst I Reg Papers"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/82.539001"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2010795"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.848806"},{"key":"ref1","author":"koren","year":"2002","journal-title":"Computer Arithmetic Algorithms"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/PGEC.1967.264605"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.1989.72814"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1987.1676855"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/12.277297"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/12.156534"},{"key":"ref26","first-page":"509","article-title":"Static CMOS implementation of logarithmic skip adder","author":"jia","year":"2003","journal-title":"Proc IEEE Conf Electron Devices Solid-State Circuits"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/12.247841"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7386794\/07058384.pdf?arnumber=7058384","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:47:20Z","timestamp":1641988040000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7058384\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,2]]},"references-count":40,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2015.2405133","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,2]]}}}