{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T09:17:45Z","timestamp":1763457465771},"reference-count":58,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2016,2,1]],"date-time":"2016-02-01T00:00:00Z","timestamp":1454284800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"European Union Seventh Framework Programme through the project Time-Predictable Multi-Core Architecture for Embedded Systems","award":["288008"],"award-info":[{"award-number":["288008"]}]},{"name":"Danish Research Council for Technology and Production Sciences through Project \u201cHard Real-Time Embedded Multiprocessor Platform - RTEMP\u201d","award":["12-127600"],"award-info":[{"award-number":["12-127600"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2016,2]]},"DOI":"10.1109\/tvlsi.2015.2405614","type":"journal-article","created":{"date-parts":[[2015,3,20]],"date-time":"2015-03-20T19:23:02Z","timestamp":1426879382000},"page":"479-492","source":"Crossref","is-referenced-by-count":70,"title":["Argo: A Real-Time Network-on-Chip Architecture With an Efficient GALS Implementation"],"prefix":"10.1109","volume":"24","author":[{"given":"Evangelia","family":"Kasapaki","sequence":"first","affiliation":[]},{"given":"Martin","family":"Schoeberl","sequence":"additional","affiliation":[]},{"given":"Rasmus Bo","family":"Sorensen","sequence":"additional","affiliation":[]},{"given":"Christoph","family":"Muller","sequence":"additional","affiliation":[]},{"given":"Kees","family":"Goossens","sequence":"additional","affiliation":[]},{"given":"Jens","family":"Sparso","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","first-page":"56","article-title":"A 65 nm 39 GOPS\/W 24-core processor with 11 Tb\/s\/W packet-controlled circuit-switched double-layer network-on-chip and heterogeneous execution array","author":"ou","year":"2013","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers (ISSCC)"},{"key":"ref38","first-page":"276","article-title":"16.1 A 340 mV-to-0.9 V 20.2 Tb\/s source-synchronous hybrid packet\/circuit-switched $16\\times 16$ network-on-chip in 22 nm trigate CMOS","author":"chen","year":"2014","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers (ISSCC)"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2009.5071447"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/18.669170"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ACSD.2012.27"},{"key":"ref30","article-title":"Network on chip with quality of service","author":"harrand","year":"2013"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090728"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2010.5647577"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2014.05.002"},{"key":"ref34","doi-asserted-by":"crossref","first-page":"1","DOI":"10.4018\/jertcs.2010040101","article-title":"Schedulability analysis for real time on-chip communication with wormhole switching","volume":"1","author":"zheng","year":"2010","journal-title":"Int J Embedded Real-Time Commun Syst"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/RTCSA.2008.18"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2007.4380675"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/5.469298"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/2.976921"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379048"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISORC.2014.43"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2005.95"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.898732"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.99"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2003.1213180"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1269001"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-6865-4"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2013.29"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1007\/1-4020-3454-7_1"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1109\/NORCHIP.2014.7004742"},{"key":"ref57","article-title":"Hardware accelerators in network-on-chip based multi-core platforms","author":"pezzarossa","year":"2014"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.910957"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090857"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.839493(410) 24"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2011.06.005"},{"key":"ref52","article-title":"D 9.5—Final project report","year":"2014"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2005.10"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2012.6378615"},{"key":"ref40","article-title":"Electronic device and a method for arbitrating shared resources","author":"goossens","year":"2006"},{"key":"ref12","first-page":"44","article-title":"An asynchronous router for multiple service levels networks on chip","author":"dobkin","year":"2005","journal-title":"Proc Int Symp Asynch Circuits Syst (ASYNC)"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2004.1362432"},{"key":"ref14","first-page":"306","article-title":"The Æthereal network on chip after ten years: Goals, evolution, lessons, and future","author":"goossens","year":"2010","journal-title":"Proc ACM\/IEEE Design Autom Conf (DAC)"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2005.7"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/63526.63532"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.217"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2013.40"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2014.14"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2079450"},{"key":"ref3","first-page":"278","article-title":"A 477 mW NoC-based digital baseband for MIMO 4G SDR","author":"clermidy","year":"2010","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176639"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2043643.2043647"},{"key":"ref8","year":"2013","journal-title":"Open Core Protocol specification release 3 0"},{"key":"ref7","first-page":"53","article-title":"A time-predictable memory network-on-chip","author":"schoeberl","year":"2014","journal-title":"Proc Int Workshop Worst-Case Execution Time Anal"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-3385-3"},{"key":"ref9","first-page":"318","article-title":"A low area overhead packet-switched network on chip: Architecture and prototyping","author":"moraes","year":"2003","journal-title":"Proc IFIP Int Conf Very Large Scale Integr (VLSI-SoC)"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2002.1044296"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364399"},{"key":"ref48","first-page":"203","article-title":"Network interface architecture and design issues","author":"berozzi","year":"2006","journal-title":"NetWorks On Chips"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.859332"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9781139166980"},{"key":"ref41","year":"2011","journal-title":"ITRS 2011 Edition"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2007.14"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/NANONET.2006.346219"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7386794\/7064728.pdf?arnumber=7064728","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:47:21Z","timestamp":1642006041000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7064728\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,2]]},"references-count":58,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2015.2405614","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,2]]}}}