{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,26]],"date-time":"2026-02-26T23:01:08Z","timestamp":1772146868307,"version":"3.50.1"},"reference-count":21,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2016,1,1]],"date-time":"2016-01-01T00:00:00Z","timestamp":1451606400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100004663","name":"Ministry of Science and Technology, Taiwan","doi-asserted-by":"publisher","award":["NSC102-2221-E-194-063-MY3"],"award-info":[{"award-number":["NSC102-2221-E-194-063-MY3"]}],"id":[{"id":"10.13039\/501100004663","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2016,1]]},"DOI":"10.1109\/tvlsi.2015.2407370","type":"journal-article","created":{"date-parts":[[2015,3,9]],"date-time":"2015-03-09T18:48:18Z","timestamp":1425926898000},"page":"408-412","source":"Crossref","is-referenced-by-count":38,"title":["A 0.52\/1 V Fast Lock-in ADPLL for Supporting Dynamic Voltage and Frequency Scaling"],"prefix":"10.1109","volume":"24","author":[{"given":"Ching-Che","family":"Chung","sequence":"first","affiliation":[]},{"given":"Wei-Siang","family":"Su","sequence":"additional","affiliation":[]},{"given":"Chi-Kuang","family":"Lo","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2006.886896"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2011.2149610"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.807398"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2160789"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2030410"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cds.2009.0173"},{"key":"ref16","doi-asserted-by":"crossref","first-page":"430","DOI":"10.1109\/TCSII.2010.2048358","article-title":"A two-cycle lockin time ADPLL design based on a frequency estimation algorithm","volume":"57","author":"wu","year":"2010","journal-title":"IEEE Trans Circuits Syst II Exp Briefs"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2230454"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2011.6026675"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1049\/el.2012.3016"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2023156"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"793","DOI":"10.1109\/TCSI.2009.2028596","article-title":"A low-power quadrature VCO and its application to a 0.6-V 2.4-GHz PLL","volume":"57","author":"lu","year":"2010","journal-title":"IEEE Trans Circuits Syst I Reg Papers"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2196315"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2010.2089559"},{"key":"ref8","first-page":"33","article-title":"A 0.5 V 10 MHz-to-100 MHz 0.47 $\\mu$ W\/MHz power scalable AD-PLL in 40 nm CMOS","author":"hiraku","year":"2012","journal-title":"Proc IEEE Asian Solid-State Circuits Conf"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.910966"},{"key":"ref2","first-page":"293","article-title":"A 0.5 V 4.85 Mbps dual-mode baseband transceiver with extended frequency calibration for biotelemetry applications","author":"yu","year":"2008","journal-title":"Proc IEEE Asian Solid-State Circuits Conf"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2144450"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2012.2231021"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2280409"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2013.2278123"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7365521\/07056550.pdf?arnumber=7056550","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T15:57:42Z","timestamp":1642003062000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7056550\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,1]]},"references-count":21,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2015.2407370","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,1]]}}}