{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:21:24Z","timestamp":1740133284214,"version":"3.37.3"},"reference-count":15,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2016,2,1]],"date-time":"2016-02-01T00:00:00Z","timestamp":1454284800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100004608","name":"Natural Science Foundation of Jiangsu Province","doi-asserted-by":"publisher","award":["BK20140834"],"award-info":[{"award-number":["BK20140834"]}],"id":[{"id":"10.13039\/501100004608","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Huawei Innovation Research Program"},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61504059","61376025"],"award-info":[{"award-number":["61504059","61376025"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100012226","name":"Fundamental Research Funds for the Central Universities","doi-asserted-by":"crossref","award":["NS2015043"],"award-info":[{"award-number":["NS2015043"]}],"id":[{"id":"10.13039\/501100012226","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2016,2]]},"DOI":"10.1109\/tvlsi.2015.2408345","type":"journal-article","created":{"date-parts":[[2015,3,13]],"date-time":"2015-03-13T15:06:30Z","timestamp":1426259190000},"page":"779-783","source":"Crossref","is-referenced-by-count":3,"title":["Efficient Synchronization for Distributed Embedded Multiprocessors"],"prefix":"10.1109","volume":"24","author":[{"given":"Hao","family":"Xiao","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ning","family":"Wu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fen","family":"Ge","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tsuyoshi","family":"Isshiki","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hiroaki","family":"Kunieda","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jun","family":"Xu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yuangang","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"crossref","first-page":"1257","DOI":"10.1109\/TVLSI.2009.2022361","article-title":"Low-cost and energy-efficient distributed synchronization for embedded multiprocessors","volume":"18","author":"yu","year":"2010","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5457237"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2010.5784680"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1993.698569"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.84"},{"article-title":"Optimized multiprocessor communication and synchronization using a programmable protocol engine","year":"1998","author":"heinlein","key":"ref15"},{"journal-title":"CSX Processor Architecture","year":"2007","key":"ref4"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2006.41"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2014.6868640"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.884147"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1587\/transinf.E95.D.2027"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250668"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/SAMOS.2012.6404172"},{"journal-title":"Tile Processor Architecture Overview for the TILEPro Series","year":"2013","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.2197\/ipsjtsldm.5.118"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7386794\/7060719.pdf?arnumber=7060719","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:47:21Z","timestamp":1641988041000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7060719\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,2]]},"references-count":15,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2015.2408345","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2016,2]]}}}