{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T16:08:13Z","timestamp":1761581293500,"version":"3.37.3"},"reference-count":17,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2016,2,1]],"date-time":"2016-02-01T00:00:00Z","timestamp":1454284800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2016,2,1]],"date-time":"2016-02-01T00:00:00Z","timestamp":1454284800000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2016,2,1]],"date-time":"2016-02-01T00:00:00Z","timestamp":1454284800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2016,2,1]],"date-time":"2016-02-01T00:00:00Z","timestamp":1454284800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CCF-1329374"],"award-info":[{"award-number":["CCF-1329374"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100005144","name":"Qualcomm, San Diego, CA, USA","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100005144","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100004351","name":"Cisco Systems, Inc., San Jose, CA, USA","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100004351","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Intel, Santa Clara, CA, USA"},{"DOI":"10.13039\/100011039","name":"Intelligence Advanced Research Projects Activity","doi-asserted-by":"crossref","award":["W911NF-14-C-0089"],"award-info":[{"award-number":["W911NF-14-C-0089"]}],"id":[{"id":"10.13039\/100011039","id-type":"DOI","asserted-by":"crossref"}]},{"name":"U.S. Israel Binational Science Foundation","award":["2012139"],"award-info":[{"award-number":["2012139"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2016,2]]},"DOI":"10.1109\/tvlsi.2015.2409051","type":"journal-article","created":{"date-parts":[[2015,3,29]],"date-time":"2015-03-29T02:45:33Z","timestamp":1427597133000},"page":"774-778","source":"Crossref","is-referenced-by-count":23,"title":["Power Efficient Level Shifter for 16 nm FinFET Near Threshold Circuits"],"prefix":"10.1109","volume":"24","author":[{"given":"Alexander","family":"Shapiro","sequence":"first","affiliation":[]},{"given":"Eby G.","family":"Friedman","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2010.2056110"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2012.2231037"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2010.5724509"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/NORCHP.2009.5397793"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2010.2043471"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.60"},{"key":"ref16","first-page":"922","article-title":"Fast and wide range voltage conversion in multisupply voltage designs","volume":"59","author":"lanuzza","year":"2014","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"journal-title":"Predictive technology models","year":"2012","author":"cao","key":"ref17"},{"key":"ref4","first-page":"868","article-title":"Theoretical and practical limits of dynamic voltage scaling","author":"bo zhai","year":"2004","journal-title":"Proceedings 41st Design Automation Conference 2004 DAC"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2009.2034764"},{"key":"ref6","first-page":"421","article-title":"An effecient level-shifter floorplanning method for multi-voltage design","author":"zhang","year":"2011","journal-title":"Proc IEEE 9th Int Conf ASIC"},{"key":"ref5","first-page":"1149","article-title":"Near-threshold voltage (NTV) design—Opportunities and challenges","author":"kaul","year":"2012","journal-title":"Proc 49th ACM\/IEEE Design Automation Conf"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2002.1010312"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ASICON.2009.5351219"},{"key":"ref2","first-page":"66","article-title":"A 280 mV-to-1.2 V wide-operating-range IA-32 processor in 32 nm CMOS","author":"jain","year":"2012","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"journal-title":"High Performance Integrated Circuits","year":"2012","author":"salman","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2295015"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/ieeexplore.ieee.org\/ielaam\/92\/7386794\/7070728-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7386794\/07070728.pdf?arnumber=7070728","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,8]],"date-time":"2022-04-08T18:48:33Z","timestamp":1649443713000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7070728\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,2]]},"references-count":17,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2015.2409051","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2016,2]]}}}