{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,6,22]],"date-time":"2024-06-22T15:57:00Z","timestamp":1719071820502},"reference-count":26,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2016,2,1]],"date-time":"2016-02-01T00:00:00Z","timestamp":1454284800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"Ministry of Science, ICT, and Planning, Korea, within the IT Consilience Creative Program through the National IT Industry Promotion Agency","award":["NIPA-2013-H0203-13-1001"],"award-info":[{"award-number":["NIPA-2013-H0203-13-1001"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2016,2]]},"DOI":"10.1109\/tvlsi.2015.2409118","type":"journal-article","created":{"date-parts":[[2015,3,24]],"date-time":"2015-03-24T20:44:49Z","timestamp":1427229889000},"page":"600-612","source":"Crossref","is-referenced-by-count":8,"title":["One-Cycle Correction of Timing Errors in Pipelines With Standard Clocked Elements"],"prefix":"10.1109","volume":"24","author":[{"given":"Insup","family":"Shin","sequence":"first","affiliation":[]},{"given":"Jae-Joon","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Yu-Shiang","family":"Lin","sequence":"additional","affiliation":[]},{"given":"Youngsoo","family":"Shin","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.859879"},{"key":"ref11","first-page":"398","article-title":"A distributed critical-path timing monitor for a 65 nm high-performance microprocessor","author":"drake","year":"2007","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref12","first-page":"112","article-title":"Tunable replica circuits and adaptive voltage-frequency techniques for dynamic voltage, temperature, and aging variation tolerance","author":"tschanz","year":"2009","journal-title":"Proc Symp VLSI Circuits"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155622"},{"key":"ref14","article-title":"Achieving typical delays in synchronous systems via timing error toleration","author":"uht","year":"2000"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253179"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2004.85"},{"key":"ref17","first-page":"213","article-title":"Paceline: Improving single-thread performance in nanoscale CMPs through core overclocking","author":"greskamp","year":"2007","journal-title":"Proc Int Conf Parallel Archit Compilation Tech"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2007145"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2007148"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1147\/rd.504.0433"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/4.126534"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.825120"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.803941"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2007.22"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.838021"},{"key":"ref2","first-page":"125","article-title":"High-performance and low-power challenges for sub-70 nm microprocessor circuits","author":"krishinamurthy","year":"2002","journal-title":"Proc Custom Integr Circuits Conf"},{"key":"ref9","first-page":"292","article-title":"Adaptive frequency and biasing techniques for tolerance to dynamic temperature-voltage variations and aging","author":"tschanz","year":"2007","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2013.6629294"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6177103"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/12.54848"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2089657"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5457058"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.3390\/jlpea1030334"},{"key":"ref26","year":"2013","journal-title":"CustomSim User Guide"},{"key":"ref25","year":"2011","journal-title":"Design Compiler User Guide"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7386794\/7066902.pdf?arnumber=7066902","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:47:20Z","timestamp":1642006040000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7066902\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,2]]},"references-count":26,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2015.2409118","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,2]]}}}