{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,2]],"date-time":"2026-04-02T15:33:00Z","timestamp":1775143980425,"version":"3.50.1"},"reference-count":26,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2016,2,1]],"date-time":"2016-02-01T00:00:00Z","timestamp":1454284800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"National Science and Technology Major Project of China","award":["2009ZX01028-002-003"],"award-info":[{"award-number":["2009ZX01028-002-003"]}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61221062"],"award-info":[{"award-number":["61221062"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2016,2]]},"DOI":"10.1109\/tvlsi.2015.2409987","type":"journal-article","created":{"date-parts":[[2015,3,28]],"date-time":"2015-03-28T22:45:33Z","timestamp":1427582733000},"page":"578-586","source":"Crossref","is-referenced-by-count":16,"title":["A Robust Energy\/Area-Efficient Forwarded-Clock Receiver With All-Digital Clock and Data Recovery in 28-nm CMOS for High-Density Interconnects"],"prefix":"10.1109","volume":"24","author":[{"given":"Shuai","family":"Chen","sequence":"first","affiliation":[]},{"given":"Hao","family":"Li","sequence":"additional","affiliation":[]},{"given":"Patrick Yin","family":"Chiang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1049\/el:19750415"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.809519"},{"key":"ref12","first-page":"459","article-title":"A 8 $\\times $ 5 Gb\/s source-synchronous receiver with clock generator phase error correction","author":"agrawal","year":"2008","journal-title":"Proc IEEE Custom Integr Circuits Conf"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.917522"},{"key":"ref14","first-page":"1","article-title":"A 1.2 pJ\/b 6.4 Gb\/s 8+1-lane forwarded-clock receiver with PVT-variation-tolerant all-digital clock and data recovery in 28 nm CMOS","author":"chen","year":"2013","journal-title":"Proc IEEE Custom Integr Circuits Conf"},{"key":"ref15","first-page":"112","article-title":"A 3.5 GHz 32 mW 150 nm multiphase clock generator for high-performance microprocessors","author":"alvandpour","year":"2003","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref16","first-page":"373","article-title":"An all-digital 90-degree phase-shift DLL with loop-embedded DCC for 1.6 Gbps DDR interface","author":"bae","year":"2007","journal-title":"Proc IEEE Custom Integr Circuits Conf"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.822890"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2188943"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.906183"},{"key":"ref4","first-page":"402","article-title":"A scalable 0.128-to-1 Tb\/s 0.8-to-2.6 pJ\/b 64-lane parallel I\/O in 32 nm CMOS","author":"mansuri","year":"2013","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref3","first-page":"54","article-title":"Godson-3B1500: A 32 nm 1.35 GHz 40 W 172.8GFLOPS 8-core processor","author":"hu","year":"2013","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref6","first-page":"1","article-title":"A 0.8 V, 560 fJ\/bit, 14 Gb\/s injection-locked receiver with input duty-cycle distortion tolerable edge-rotating 5\/4X sub-rate CDR in 65 nm CMOS","author":"li","year":"2014","journal-title":"IEEE Symp VLSI Circuits Dig Tech Papers"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2196312"},{"key":"ref8","first-page":"410","article-title":"An 8 Gb\/s 0.65 mW\/Gb\/s forwarded-clock receiver using an ILO with dual feedback loop and quadrature injection scheme","author":"seol","year":"2013","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref7","first-page":"236c","article-title":"A 12 Gb\/s 0.92 mW\/Gb\/s forwarded clock receiver based on ILO with 60 MHz jitter tracking bandwidth variation using duty cycle adjuster in 65 nm CMOS","author":"kim","year":"2013","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref2","first-page":"102","article-title":"Ivytown: A 22 nm 15-core enterprise Xeon processor family","author":"rusu","year":"2014","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref9","first-page":"158","article-title":"A 6.8 mW 7.4 Gb\/s clock-forwarded receiver with up to 300 MHz jitter tracking in 65 nm CMOS","author":"hossain","year":"2010","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2211697"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2181547"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.889381"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2178557"},{"key":"ref24","first-page":"45003-1","article-title":"A low-power high-swing voltage-mode transmitter","volume":"33","author":"shuai","year":"2012","journal-title":"J Semicond"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2013.2291052"},{"key":"ref26","first-page":"144","article-title":"1.22 mW\/Gb\/s 9.6 Gb\/s data jitter mixing forwarded-clock receiver robust against power noise with 1.92 ns latency mismatch between data and clock in 65 nm CMOS","author":"chung","year":"2012","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2077350"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7386794\/7070738.pdf?arnumber=7070738","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:47:21Z","timestamp":1641988041000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7070738\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,2]]},"references-count":26,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2015.2409987","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,2]]}}}