{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T16:39:31Z","timestamp":1773247171799,"version":"3.50.1"},"reference-count":25,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2016,2,1]],"date-time":"2016-02-01T00:00:00Z","timestamp":1454284800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"Brazilian funding agencies CAPES, CNPq and FAPERGS"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2016,2]]},"DOI":"10.1109\/tvlsi.2015.2410764","type":"journal-article","created":{"date-parts":[[2015,3,20]],"date-time":"2015-03-20T19:23:02Z","timestamp":1426879382000},"page":"692-705","source":"Crossref","is-referenced-by-count":35,"title":["Graph-Based Transistor Network Generation Method for Supergate Design"],"prefix":"10.1109","volume":"24","author":[{"given":"Vinicius Neves","family":"Possani","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vinicius","family":"Callegaro","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andre I.","family":"Reis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Renato P.","family":"Ribas","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Felipe","family":"de Souza Marques","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Leomar Soares","family":"da Rosa","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"1","article-title":"Functional composition and applications","author":"martins","year":"2012","journal-title":"Int Workshop Logic Synthesis Tech Dig (IWLS)"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2010.5647772"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1284480.1284511"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/s10470-012-9874-z"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.895248"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/81.238345"},{"key":"ref16","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4613-2821-6","author":"brayton","year":"1984","journal-title":"Logic Minimization Algorithms for VLSI Synthesis"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-5139-3"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1984.1052158"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/1973009.1973098"},{"key":"ref4","article-title":"Library sizing","author":"reis","year":"2009"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2002.800518"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2097310"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2005.74"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1016\/j.dam.2008.02.011"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2085250"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"262","DOI":"10.1109\/AICCSA.2006.205099","article-title":"accurate total static leakage current estimation in transistor stacks","author":"al-hertani","year":"2006","journal-title":"IEEE International Conference on Computer Systems and Applications 2006"},{"key":"ref9","article-title":"SIS: A system for sequential circuit synthesis","author":"sentovich","year":"1992"},{"key":"ref1","first-page":"5649","article-title":"BDD decomposition for mixed CMOS\/PTL logic circuit synthesis","volume":"6","author":"lai","year":"2005","journal-title":"Proc IEEE Int Symp Circuits Syst (ISCAS)"},{"key":"ref20","year":"2012","journal-title":"Catalog of 53 Handmade Optimal Switch Networks"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2004.1337662"},{"key":"ref21","first-page":"408","author":"harrison","year":"1965","journal-title":"Introduction to Switching and Automata Theory"},{"key":"ref24","author":"sutherland","year":"1999","journal-title":"Logical Effort Designing Fast CMOS Circuits"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2006.884077"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1981.1675787"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7386794\/7064758.pdf?arnumber=7064758","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:47:21Z","timestamp":1642006041000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7064758\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,2]]},"references-count":25,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2015.2410764","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,2]]}}}