{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,7,9]],"date-time":"2024-07-09T00:50:41Z","timestamp":1720486241520},"reference-count":20,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2016,2,1]],"date-time":"2016-02-01T00:00:00Z","timestamp":1454284800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"Spanish Ministry of Economy and Competitivity","award":["AYA2009-13300","TIN2013-40968-P","TIN2013-46957-C2-1-P"],"award-info":[{"award-number":["AYA2009-13300","TIN2013-40968-P","TIN2013-46957-C2-1-P"]}]},{"name":"Jos\u00e9 Castillejo Grant through the Nuclear Overhauser Effect (NoE)","award":["TIN2014-52608-REDC"],"award-info":[{"award-number":["TIN2014-52608-REDC"]}]},{"name":"gaZ: T48 Research Group through the Arag\u00f3n Government and European Social Fund"},{"name":"High Performance and Embedded Architectures and Compilation-3 through NoE within the European Future and Emerging Technologies Seventh Framework Programme\/Information and Communication Technologies","award":["287759"],"award-info":[{"award-number":["287759"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2016,2]]},"DOI":"10.1109\/tvlsi.2015.2417595","type":"journal-article","created":{"date-parts":[[2015,4,16]],"date-time":"2015-04-16T19:13:18Z","timestamp":1429211598000},"page":"530-543","source":"Crossref","is-referenced-by-count":7,"title":["Hardware Architectural Support for Caching Partitioned Reconfigurations in Reconfigurable Systems"],"prefix":"10.1109","volume":"24","author":[{"given":"Juan Antonio","family":"Clemente","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ruben","family":"Gran","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Abel","family":"Chocano","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Carlos","family":"del Prado","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Javier","family":"Resano","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2271917"},{"key":"ref11","year":"2009","journal-title":"Virtex-5 Family Overview DS100(V5 0)"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TIM.2009.2026607"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1462586.1462590"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2009.5272463"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176705"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1155\/2009\/390167"},{"key":"ref17","first-page":"2","article-title":"A power modeling and estimation framework for VLIW-based embedded systems","author":"benini","year":"2001","journal-title":"Proc Int'l Workshop Power and Timing Modeling Optimization and Simulation"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.92"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1997.604742"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2010.5540985"},{"key":"ref3","year":"2011","journal-title":"Virtex-5 FPGA Config User Guide UG191"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.2000.903390"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2011.89"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/296399.296461"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"192","DOI":"10.1007\/3-540-44687-7_20","article-title":"Configuration caching and swapping","volume":"2147","author":"sudhir","year":"2001","journal-title":"Field-Programmable Logic and Applications"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.884574"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2010.17"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1999.803703"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.100"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7386794\/7087395.pdf?arnumber=7087395","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:47:21Z","timestamp":1642006041000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7087395\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,2]]},"references-count":20,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2015.2417595","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,2]]}}}