{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:21:24Z","timestamp":1740133284830,"version":"3.37.3"},"reference-count":14,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2016,2,1]],"date-time":"2016-02-01T00:00:00Z","timestamp":1454284800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"Ontario Centers of Excellence"},{"DOI":"10.13039\/501100000038","name":"Natural Sciences and Engineering Research Council of Canada","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100000038","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2016,2]]},"DOI":"10.1109\/tvlsi.2015.2417752","type":"journal-article","created":{"date-parts":[[2015,4,14]],"date-time":"2015-04-14T14:40:52Z","timestamp":1429022452000},"page":"799-802","source":"Crossref","is-referenced-by-count":7,"title":["SoPC Self-Integration Mechanism for Seamless Architecture Adaptation to Stream Workload Variations"],"prefix":"10.1109","volume":"24","author":[{"given":"Victor","family":"Dumitriu","sequence":"first","affiliation":[]},{"given":"Lev","family":"Kirischian","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2009.5377683"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2010.54"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2011.5937700"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2013.6815421"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1504\/IJES.2010.039022"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2008.4536503"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2007.370363"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364578"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ReCoSoC.2012.6322871"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VLSISOC.2006.313267"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2008.4536540"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"15","DOI":"10.1007\/s11265-006-0017-6","article-title":"The Erlangen slot machine: A dynamically reconfigurable FPGA-based computer","volume":"47","author":"majer","year":"2007","journal-title":"J VLSI Signal Process Syst Signal Image Video Technol"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2006.888404"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2008.4484902"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7386794\/7086057.pdf?arnumber=7086057","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:47:21Z","timestamp":1641988041000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7086057\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,2]]},"references-count":14,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2015.2417752","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2016,2]]}}}