{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,6]],"date-time":"2026-06-06T14:13:20Z","timestamp":1780755200060,"version":"3.54.1"},"reference-count":41,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2016,2,1]],"date-time":"2016-02-01T00:00:00Z","timestamp":1454284800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100001691","name":"Grants-in-Aid for Scientific Research through the Japan Society for the Promotion of Science","doi-asserted-by":"publisher","award":["25220002"],"award-info":[{"award-number":["25220002"]}],"id":[{"id":"10.13039\/501100001691","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2016,2]]},"DOI":"10.1109\/tvlsi.2015.2418216","type":"journal-article","created":{"date-parts":[[2015,4,14]],"date-time":"2015-04-14T14:40:52Z","timestamp":1429022452000},"page":"493-506","source":"Crossref","is-referenced-by-count":16,"title":["Efficient 3-D Bus Architectures for Inductive-Coupling ThruChip Interfaces"],"prefix":"10.1109","volume":"24","author":[{"given":"Takahiro","family":"Kagami","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hiroki","family":"Matsutani","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Michihiro","family":"Koibuchi","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yasuhiro","family":"Take","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Tadahiro","family":"Kuroda","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hideharu","family":"Amano","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/360248.360253"},{"key":"ref33","first-page":"436","article-title":"An 8 Tb\/s 1 pJ\/b 0.8 mm $^{2}$ \/Tb\/s QDR inductive-coupling interface between 65 nm CMOS GPU and $0.1~\\mu $ m DRAM","author":"miura","year":"2010","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers (ISSCC)"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2013.112"},{"key":"ref31","first-page":"199","article-title":"Simultaneous 6 Gb\/s data and 10 mW power transmission using nested clover coils for non-contact memory card","author":"yuan","year":"2010","journal-title":"Proc IEEE Symp VLSI Circuits (VLSIC)"},{"key":"ref30","first-page":"230","article-title":"6 W\/25 mm $^{2}$ inductive power transfer for non-contact wafer-level testing","author":"radecki","year":"2011","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers (ISSCC)"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2012.2193836"},{"key":"ref36","article-title":"3D integration by inductive coupling","author":"kuroda","year":"2014","journal-title":"Proc IEEE Custom Integr Circuits Conf (CICC)"},{"key":"ref35","article-title":"Low-cost 3D chip stacking with ThruChip wireless connections","author":"ditzel","year":"2014","journal-title":"Proc IEEE Symp High-Performance Chips (Hot Chips)"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.910957"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.136"},{"key":"ref40","article-title":"Garnet: A detailed interconnect model inside a full-system simulation framework","author":"agarwal","year":"2008"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2003.1234260"},{"key":"ref12","first-page":"358","article-title":"A 0.14 pJ\/b inductive-coupling inter-chip data transceiver with digitally-controlled precise pulse shaping","author":"miura","year":"2007","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers (ISSCC)"},{"key":"ref13","first-page":"1676","article-title":"A 1 Tb\/s 3 W inductive-coupling transceiver for inter-chip clock and data link","author":"miura","year":"2006","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers (ISSCC)"},{"key":"ref14","first-page":"268","article-title":"Three-dimensional integrated circuits for low-power, high-bandwidth systems on a chip","author":"burns","year":"2001","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers (ISSCC)"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2074070"},{"key":"ref16","first-page":"22c","article-title":"A 0.9 pJ\/bit, 12.8 GByte\/s WideIO memory interface in a 3D-IC NoC-based MPSoC","author":"dutoit","year":"2013","journal-title":"Proc Symp VLSI Technol (VLSIT)"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2009.5272565"},{"key":"ref18","year":"1985"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/NoCS.2013.6558406"},{"key":"ref28","doi-asserted-by":"crossref","first-page":"153","DOI":"10.1145\/1394608.1382135","article-title":"Corona: System implications of emerging nanophotonic technology","author":"vantrease","year":"2008","journal-title":"Proc Int Symp Comput Archit (ISCA)"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2010.5653769"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.4378779"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.142"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2013.6509553"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2320510"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2011.239"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.18"},{"key":"ref7","first-page":"1","article-title":"Low-latency wireless 3D NoCs via randomized shortcut chips","author":"matsutani","year":"2014","journal-title":"Proc Design Autom Test Eur Conf Exhibition (DATE)"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.893649"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2006.1696226"},{"key":"ref1","author":"sheibanyrad","year":"2010","journal-title":"3D Integration for NoC-based SoC Architectures"},{"key":"ref20","doi-asserted-by":"crossref","first-page":"130","DOI":"10.1145\/1150019.1136497","article-title":"Design and management of 3D chip multiprocessors using network-in-memory","author":"li","year":"2006","journal-title":"Proc Int Symp Comput Archit (ISCA)"},{"key":"ref22","first-page":"1","article-title":"HIBS—Novel inter-layer bus structure for stacked architectures","author":"daneshtalab","year":"2011","journal-title":"Proc IEEE Int 3D Syst Integr Conf (3DIC)"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/1999946.1999957"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/HPCSim.2011.5999871"},{"key":"ref41","article-title":"The OpenMP implementation of NAS parallel benchmarks and its performance","author":"jin","year":"1999"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2006.10"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/HOTI.2010.12"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.249"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7386794\/7086053.pdf?arnumber=7086053","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:47:21Z","timestamp":1641988041000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7086053\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,2]]},"references-count":41,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2015.2418216","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,2]]}}}