{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,5,8]],"date-time":"2024-05-08T05:52:55Z","timestamp":1715147575736},"reference-count":24,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2016,2,1]],"date-time":"2016-02-01T00:00:00Z","timestamp":1454284800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2016,2]]},"DOI":"10.1109\/tvlsi.2015.2418998","type":"journal-article","created":{"date-parts":[[2015,4,20]],"date-time":"2015-04-20T18:51:24Z","timestamp":1429555884000},"page":"625-637","source":"Crossref","is-referenced-by-count":2,"title":["Predicting Shot-Level SRAM Read\/Write Margin Based on Measured Transistor Characteristics"],"prefix":"10.1109","volume":"24","author":[{"given":"Shu-Yung","family":"Bin","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shih-Feng","family":"Lin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ya-Ching","family":"Cheng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wen-Rong","family":"Liau","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alex","family":"Hou","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mango C.-T.","family":"Chao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2008.2004329"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2009.5355620"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2010.5469604"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687481"},{"key":"ref14","first-page":"1","article-title":"Test cost reduction through performance prediction using virtual probe","author":"chang","year":"2011","journal-title":"Proc IEEE Int Test Conf"},{"key":"ref15","first-page":"354","article-title":"SRAM stability characterization using tunable ring oscillators in 45 nm CMOS","author":"tsai","year":"2010","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2236113"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1186\/1471-2105-14-125"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1016\/S0026-2714(02)00027-6"},{"key":"ref19","author":"murphy","year":"2012","journal-title":"Machine Learning A Probabilistic Perspective"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2012.6271804"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2032698"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2004.831937"},{"key":"ref5","first-page":"3","article-title":"An integrated test chip for the complete characterization and monitoring of a 0.25 $\\mu $ m CMOS technology that fits into five scribe line structures 150 $\\mu $ m by 5000 $\\mu $ m","author":"lefferts","year":"2003","journal-title":"Proc ICMTS"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2010.2095891"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2008.2010729"},{"key":"ref2","first-page":"51","article-title":"A 65 nm test structure for the analysis of NBTI induced statistical variation in SRAM transistors","author":"fischer","year":"2008","journal-title":"Proc European Solid State Device Research Conf"},{"key":"ref1","first-page":"44","article-title":"Characterization of bit transistors in a functional SRAM","author":"deng","year":"2008","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref9","first-page":"140","article-title":"Measurement and characterization of 6T SRAM cell current","author":"hsiao","year":"2005","journal-title":"Proc IEEE Int Workshop Memory Technol"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1023\/A:1010933404324"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1198\/106186008X319331"},{"key":"ref21","author":"breiman","year":"1984","journal-title":"Classification and Regression Trees"},{"key":"ref24","year":"2015","journal-title":"LIBSVM—A Library for Support Vector Machines"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.2307\/2951764"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7386794\/7089307.pdf?arnumber=7089307","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:47:21Z","timestamp":1642006041000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7089307\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,2]]},"references-count":24,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2015.2418998","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,2]]}}}