{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,13]],"date-time":"2026-05-13T05:17:19Z","timestamp":1778649439376,"version":"3.51.4"},"reference-count":36,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2016,3,1]],"date-time":"2016-03-01T00:00:00Z","timestamp":1456790400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2016,3]]},"DOI":"10.1109\/tvlsi.2015.2420954","type":"journal-article","created":{"date-parts":[[2015,4,29]],"date-time":"2015-04-29T18:44:31Z","timestamp":1430333071000},"page":"954-967","source":"Crossref","is-referenced-by-count":41,"title":["Sequoia: A High-Endurance NVM-Based Cache Architecture"],"prefix":"10.1109","volume":"24","author":[{"given":"Mohammad Reza","family":"Jokar","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mohammad","family":"Arjomand","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hamid","family":"Sarbazi-Azad","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555759"},{"key":"ref32","year":"2014","journal-title":"Nangate 45 nm Open Cell Library"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/92.335011"},{"key":"ref30","article-title":"Running PARSEC 2.1 on M5","author":"gebhart","year":"2009"},{"key":"ref36","doi-asserted-by":"crossref","first-page":"529","DOI":"10.1145\/1669112.1669178","article-title":"Adaptive line placement with the set balancing cache","author":"rolan","year":"2009","journal-title":"Proc 42nd Annu IEEE\/ACM Int Symp Microarchitecture (MICRO)"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1816014"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555760"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2256945"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2011.6105369"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687448"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228447"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2011.5993611"},{"key":"ref15","first-page":"101","article-title":"Minimizing write activities to non-volatile memory via scheduling and recomputation","author":"hu","year":"2010","journal-title":"Proc 8th SASP"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155659"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/1111609.1111610"},{"key":"ref18","first-page":"234","article-title":"i2WAP: Improving nonvolatile cache lifetime by reducing inter- and intra-set write variations","author":"wang","year":"2013","journal-title":"Proc IEEE 19th Int Symp HPCA"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2011.2159262"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/1241601.1241625"},{"key":"ref4","first-page":"33","article-title":"Spin-transfer torque MRAM (STT-MRAM): Challenges and prospects","volume":"18","author":"huai","year":"2008","journal-title":"AAPPS Bull"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2185930"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/871506.871511"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"554","DOI":"10.1145\/1391469.1391610","article-title":"circuit and microarchitecture evaluation of 3d stacking magnetic ram (mram) as a universal memory replacement","author":"xiangyu dong","year":"2008","journal-title":"2008 45th ACM\/IEEE Design Automation Conference DAC"},{"key":"ref29","article-title":"PARSEC 2.0: A new benchmark suite for chip-multiprocessors","author":"bienia","year":"2009","journal-title":"Proc 5th Annu Workshop MoBS"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2005.1609379"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1840845.1840931"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798259"},{"key":"ref2","first-page":"17","article-title":"From A to E: Analyzing TPC’s OLTP benchmarks: The obsolete, the ubiquitous, the unexplored","author":"t\u00f6z\u00fcn","year":"2013","journal-title":"Proc 16th Int Conf EDBT"},{"key":"ref9","first-page":"69","article-title":"Architecting on-chip interconnects for stacked 3D STT-RAM caches in CMPs","author":"mishra","year":"2011","journal-title":"2011 38th Annual International Symposium on Computer Architecture (ISCA) ISCA"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2007.70742"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2010.2070830"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669117"},{"key":"ref21","first-page":"52","article-title":"Bi-layered RRAM with unlimited endurance and extremely uniform switching","author":"kim","year":"2011","journal-title":"Proc Symp VLSIT"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2005.41"},{"key":"ref23","year":"1993","journal-title":"The Intel Microprocessors"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.33"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7416268\/7097738.pdf?arnumber=7097738","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,6]],"date-time":"2022-05-06T15:41:02Z","timestamp":1651851662000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7097738\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,3]]},"references-count":36,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2015.2420954","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,3]]}}}