{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,19]],"date-time":"2026-01-19T23:58:44Z","timestamp":1768867124365,"version":"3.49.0"},"reference-count":50,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2016,3,1]],"date-time":"2016-03-01T00:00:00Z","timestamp":1456790400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["1054744"],"award-info":[{"award-number":["1054744"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["1245756"],"award-info":[{"award-number":["1245756"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["1441705"],"award-info":[{"award-number":["1441705"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2016,3]]},"DOI":"10.1109\/tvlsi.2015.2421933","type":"journal-article","created":{"date-parts":[[2015,5,25]],"date-time":"2015-05-25T18:33:11Z","timestamp":1432578791000},"page":"1059-1070","source":"Crossref","is-referenced-by-count":31,"title":["DScanPUF: A Delay-Based Physical Unclonable Function Built Into Scan Chain"],"prefix":"10.1109","volume":"24","author":[{"given":"Yu","family":"Zheng","sequence":"first","affiliation":[]},{"given":"Fengchao","family":"Zhang","sequence":"additional","affiliation":[]},{"given":"Swarup","family":"Bhunia","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","year":"2010","journal-title":"HSPICE User Guide Simulation and Analysis"},{"key":"ref38","year":"2012","journal-title":"Predictive Technology Model"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1007\/s13389-011-0022-y"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2326556"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364645"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2003.1232252"},{"key":"ref37","year":"2012","journal-title":"Cyclone III Device Datasheet"},{"key":"ref36","year":"2013","journal-title":"Understanding and Characterizing Timing Jitter"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2006.229436"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2010.5513108"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2013.6651904"},{"key":"ref27","first-page":"676","article-title":"A physical unclonable function defined using power distribution system equivalent resistance variations","author":"helinski","year":"2010","journal-title":"Proc 46th ACM\/IEEE Des Autom Conf"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2013.6509668"},{"key":"ref2","first-page":"388","article-title":"Differential power analysis","volume":"1666","author":"kocher","year":"1999","journal-title":"Advances in Cryptology"},{"key":"ref1","first-page":"125","article-title":"Low cost attacks on tamper resistant devices","author":"anderson","year":"1997","journal-title":"Proc 5th Int Workshop Secur Protocols"},{"key":"ref20","first-page":"63","article-title":"FPGA intrinsic PUFs and their use for IP protection","author":"guajardo","year":"2007","journal-title":"Proc 4th Int Workshop Cryptographic Hardw Embedded Syst"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488807"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-23951-9_27"},{"key":"ref24","first-page":"47","article-title":"Comparison of SRAM and FF PUF in 65 nm technology","author":"claes","year":"2011","journal-title":"Proc 16th Nordic Conf Inf Secur Technol Appl"},{"key":"ref23","article-title":"Intrinsic PUFs from flip-flops on reconfigurable devices","author":"maes","year":"2008","journal-title":"Proc of WISS"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2013.6572128"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2012.12"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-24676-3_31"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/s00145-010-9088-4"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"36","DOI":"10.1109\/HST.2009.5225055","article-title":"Temperature-aware cooperative ring oscillator PUF","author":"yin","year":"2009","journal-title":"Proc IEEE Int Workshop Hardw -Orient Secur Trust"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2008.4681648"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2010.5419927"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2011.2131133"},{"key":"ref14","first-page":"366","article-title":"The glitch PUF: A new delay-PUF architecture exploiting glitch shapes","author":"suzuki","year":"2010","journal-title":"Proc 4th Int Workshop Cryptographic Hardw Embedded Syst"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2013.2247459"},{"key":"ref16","first-page":"406","article-title":"A 1.6 pJ\/bit 96% stable chip-ID generating circuit using process variations","author":"su","year":"2007","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.212"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2014.6855578"},{"key":"ref19","first-page":"25","article-title":"Reliability enhancement of bi-stable PUFs in 65 nm bulk CMOS","author":"bhargava","year":"2012","journal-title":"Proc IEEE Int Workshop Hardw -Orient Secur Trust"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-72354-7_18"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"211","DOI":"10.1007\/11889700_19","article-title":"DPA on faulty cryptographic hardware and countermeasures","author":"kulikowski","year":"2006","journal-title":"Fault Diagnosis and Tolerance in Cryptography"},{"key":"ref6","article-title":"Physical one-way functions","author":"ravikanth","year":"2001"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/586110.586132"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"1200","DOI":"10.1109\/TVLSI.2005.859470","article-title":"Extracting secret keys from integrated circuits","volume":"13","author":"lim","year":"2005","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"ref7","first-page":"369","article-title":"Read-proof hardware from protective coatings","author":"tuyls","year":"2006","journal-title":"Proc Int Workshop Cryptogr Hardware Embedded Syst"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488960"},{"key":"ref9","first-page":"9","article-title":"Physical unclonable functions for device authentication and secret key generation","author":"suh","year":"2007","journal-title":"Proc 44th ACM\/IEEE Design Autom Conf"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.25"},{"key":"ref45","first-page":"302","article-title":"PUFKY: A fully functional PUF-based cryptographic key generator","author":"maes","year":"2012","journal-title":"Proc 4th Int Workshop Cryptographic Hardw Embedded Syst"},{"key":"ref48","author":"rukhin","year":"2010"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364663"},{"key":"ref42","first-page":"37","article-title":"Machine learning attacks on 65 nm arbiter PUFs: Accurate modeling poses strict bounds on usability","author":"hospodar","year":"2012","journal-title":"Proc IEEE Int Workshop on Inf Forensics and Security"},{"key":"ref41","first-page":"237","article-title":"Modeling attacks on physical unclonable functions","author":"r\u00fchrmair","year":"2010","journal-title":"Proc 17th ACM Conf Comput Commun Secur"},{"key":"ref44","first-page":"339","article-title":"Scan based side channel attack on dedicated hardware implementations of data encryption standard","author":"yang","year":"2004","journal-title":"Proc Int Test Conf"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2007.89"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7416268\/7112515.pdf?arnumber=7112515","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,9]],"date-time":"2022-05-09T04:17:45Z","timestamp":1652069865000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7112515\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,3]]},"references-count":50,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2015.2421933","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,3]]}}}