{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,6,21]],"date-time":"2024-06-21T08:29:31Z","timestamp":1718958571930},"reference-count":20,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2016,3,1]],"date-time":"2016-03-01T00:00:00Z","timestamp":1456790400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2016,3]]},"DOI":"10.1109\/tvlsi.2015.2426113","type":"journal-article","created":{"date-parts":[[2015,5,21]],"date-time":"2015-05-21T18:57:56Z","timestamp":1432234676000},"page":"1165-1168","source":"Crossref","is-referenced-by-count":5,"title":["Ultralow-Energy Variation-Aware Design: Adder Architecture Study"],"prefix":"10.1109","volume":"24","author":[{"given":"Hamed","family":"Dorosti","sequence":"first","affiliation":[]},{"given":"Ali","family":"Teymouri","sequence":"additional","affiliation":[]},{"given":"Sied Mehdi","family":"Fakhraie","sequence":"additional","affiliation":[]},{"given":"Mostafa E.","family":"Salehi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","author":"tehranipoor","year":"2011","journal-title":"Test and Diagnosis for Small-Delay Defects"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2007.911352"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2009.2039529"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2006.381988"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/IGCC.2011.6008604"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/MSPCT.2011.6150447"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/SubVT.2012.6404311"},{"key":"ref17","first-page":"29","article-title":"A comparative analysis of parallel prefix adders","author":"talsania","year":"2013","journal-title":"Proc Int Conf Comput Design"},{"key":"ref18","author":"parhami","year":"2009","journal-title":"Computer Arithmetic Algorithms and Hardware Designs"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/2.241423"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1016\/j.mee.2009.03.129"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"1127","DOI":"10.1109\/TVLSI.2008.2007564","article-title":"Energy-efficient subthreshold processor design","volume":"17","author":"bo","year":"2009","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2020989"},{"key":"ref5","year":"2014","journal-title":"International Solid State Circuits Conference 2013 Trends"},{"key":"ref8","author":"srivastava","year":"2006","journal-title":"Statistical Analysis and Optimization for VLSI Timing and Power"},{"key":"ref7","year":"2014","journal-title":"Synopsys On-Line Documentation"},{"key":"ref2","author":"wang","year":"2006","journal-title":"Sub-Threshold Design for Ultra Low-Power Systems"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2013.90"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2007.913186"},{"key":"ref20","first-page":"53","article-title":"Selecting mathematical method for systolic processing","volume":"3","author":"bekakos","year":"2011","journal-title":"Sci Pub State Univ Novi Pazar A Appl Math Inf Mech"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7416268\/7111375.pdf?arnumber=7111375","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:48:35Z","timestamp":1642006115000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7111375\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,3]]},"references-count":20,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2015.2426113","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,3]]}}}