{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,5]],"date-time":"2026-04-05T09:48:27Z","timestamp":1775382507807,"version":"3.50.1"},"reference-count":32,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2016,3,1]],"date-time":"2016-03-01T00:00:00Z","timestamp":1456790400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/EU.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2016,3]]},"DOI":"10.1109\/tvlsi.2015.2434853","type":"journal-article","created":{"date-parts":[[2015,7,13]],"date-time":"2015-07-13T14:42:16Z","timestamp":1436798536000},"page":"909-919","source":"Crossref","is-referenced-by-count":17,"title":["Process Variation Delay and Congestion Aware Routing Algorithm for Asynchronous NoC Design"],"prefix":"10.1109","volume":"24","author":[{"given":"Rabab","family":"Ezz-Eldin","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9890-4651","authenticated-orcid":false,"given":"Magdy A.","family":"El-Moursy","sequence":"additional","affiliation":[]},{"given":"Hesham F. A.","family":"Hamed","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref32","first-page":"319","article-title":"The OMNeT++ discrete event simulation system","author":"varga","year":"2001","journal-title":"Proc Eur Simulation Multiconf"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/SAMOS.2012.6404157"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2006.10.001"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2013.6815429"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/IDT.2013.6727079"},{"key":"ref12","author":"dally","year":"2004","journal-title":"Principles and Practices of Interconnection Networks"},{"key":"ref13","first-page":"1","article-title":"Qos aware minimally adaptive XY routing for NoC","author":"rameshan","year":"2009","journal-title":"Proc Int Conf Adv Comput Commun"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996638"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/HPCC-CSS-ICESS.2015.58"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-03547-0"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/215399.215455"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1137\/0211027"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ICM.2005.1590068"},{"key":"ref28","year":"2008","journal-title":"The Nangate Open Cell Library"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.134"},{"key":"ref27","year":"2011","journal-title":"Predictive Technology Model"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-0931-2_9"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2008.59"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2014.10.006"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2008.106"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2009.5071440"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1587\/transele.E95.C.523"},{"key":"ref2","article-title":"Models of process variations in device and interconnect","author":"boning","year":"2000","journal-title":"Design of High-Performance Microprocessor Circuits"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024930"},{"key":"ref1","year":"2013","journal-title":"International Technology Roadmap for Semiconductors"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/71.877831"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.38"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2282262"},{"key":"ref24","article-title":"Regional ACO-based cascaded adaptive routing for load balancing in mesh-based network-on-chip systems","author":"wu","year":"2014","journal-title":"IEEE Trans Comput"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2013.6557149"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.852438"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2013.2276211"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7416268\/7155596.pdf?arnumber=7155596","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:44:42Z","timestamp":1641987882000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7155596\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,3]]},"references-count":32,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2015.2434853","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,3]]}}}