{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,21]],"date-time":"2025-04-21T19:22:49Z","timestamp":1745263369469},"reference-count":32,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2016,3,1]],"date-time":"2016-03-01T00:00:00Z","timestamp":1456790400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/OAPA.html"}],"funder":[{"name":"European Union through the European Research Council Starting","award":["307624"],"award-info":[{"award-number":["307624"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2016,3]]},"DOI":"10.1109\/tvlsi.2015.2436979","type":"journal-article","created":{"date-parts":[[2015,6,12]],"date-time":"2015-06-12T22:36:27Z","timestamp":1434148587000},"page":"1071-1082","source":"Crossref","is-referenced-by-count":11,"title":["Toward Solving Multichannel RF-SoC Integration Issues Through Digital Fractional Division"],"prefix":"10.1109","volume":"24","author":[{"given":"Seyed Amir Reza","family":"Ahmadi Mehr","sequence":"first","affiliation":[]},{"given":"Massoud","family":"Tohidian","sequence":"additional","affiliation":[]},{"given":"Robert Bogdan","family":"Staszewski","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref32","first-page":"264","article-title":"An open-loop clock generator for fast frequency scaling in 65 nm CMOS technology","author":"hoppner","year":"2011","journal-title":"Proc Int Conf Mixed Design Integr Circuits Syst (MIXDES'06)"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2004867"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2011.6045015"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2290298"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2024970"},{"key":"ref12","first-page":"216","article-title":"A $0.13~\\mu $ m CMOS UWB transceiver","author":"razavi","year":"2005","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers (ISSCC)"},{"key":"ref13","first-page":"58","article-title":"A 0.8 mm $^{2}$ all-digital SAW-less polar transmitter in 65 nm EDGE SoC","author":"mehta","year":"2010","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers (ISSCC)"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2005.848957"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2150890"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/BMAS.2007.4437533"},{"key":"ref17","first-page":"133","article-title":"A HSPA+\/WCDMA\/EDGE 40 nm modem SoC with embedded RF transceiver supporting RX diversity","author":"strange","year":"2014","journal-title":"Proc IEEE Radio Freq Integr Circuits Symp (RFIC)"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2020525"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/4.972152"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.918077"},{"key":"ref4","first-page":"1","article-title":"A 19 W high-efficiency wide-band CMOS-GaN class-E Chireix RF outphasing power amplifier","author":"van der heijden","year":"2011","journal-title":"IEEE MTT-S Int Microw Symp Dig (MTT)"},{"key":"ref27","first-page":"342","article-title":"A 0.27 mm $^{2}~13.5$ dBm 2.4 GHz all-digital polar transmitter using 34%-efficiency class-D DPA in 40 nm CMOS","author":"lai","year":"2013","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers (ISSCC)"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2096110"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2013.6649117"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/RFIC.2010.5477376"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/RFIC.2008.4561480"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.831608"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/PROC.1973.9292"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.859587"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2006.320878"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/NCC.2011.5734742"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2075295"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2032276"},{"key":"ref21","first-page":"352","article-title":"A 32 nm CMOS all-digital reconfigurable fractional frequency divider for LO generation in multistandard SoC radios with on-the-fly interference management","author":"chandrashekar","year":"2012","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers (ISSCC)"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/4.848211"},{"key":"ref23","author":"razavi","year":"2011","journal-title":"RF Microelectronics"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/4.508200"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.811875"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7416268\/7122920.pdf?arnumber=7122920","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T02:35:59Z","timestamp":1633919759000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7122920\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,3]]},"references-count":32,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2015.2436979","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,3]]}}}