{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,31]],"date-time":"2025-12-31T12:06:03Z","timestamp":1767182763033,"version":"3.37.3"},"reference-count":11,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2016,3,1]],"date-time":"2016-03-01T00:00:00Z","timestamp":1456790400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100000038","name":"Natural Sciences and Engineering Research Council of Canada","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100000038","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2016,3]]},"DOI":"10.1109\/tvlsi.2015.2437999","type":"journal-article","created":{"date-parts":[[2015,6,15]],"date-time":"2015-06-15T14:35:35Z","timestamp":1434378935000},"page":"1208-1211","source":"Crossref","is-referenced-by-count":25,"title":["Floating-Point Butterfly Architecture Based on Binary Signed-Digit Representation"],"prefix":"10.1109","volume":"24","author":[{"given":"Amir","family":"Kaivani","sequence":"first","affiliation":[]},{"given":"Seokbum","family":"Ko","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Computer Arithmetic Algorithms and Hardware Designs","year":"2010","author":"parhami","key":"ref4"},{"year":"2008","key":"ref3","first-page":"1"},{"journal-title":"90 nm CMOS090 Design Platform","year":"2007","key":"ref10"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.2009.27"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.2011.6190055"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1090\/S0025-5718-1965-0178586-1"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/12.822562"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/CIT.2012.58"},{"key":"ref2","first-page":"41","article-title":"Improved architectures for a floating-point fused dot product unit","author":"sohn","year":"2013","journal-title":"Proc 21st IEEE Symp Comput Arithmetic"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2009.38"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.271"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7416268\/7123672.pdf?arnumber=7123672","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:48:35Z","timestamp":1641988115000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7123672\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,3]]},"references-count":11,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2015.2437999","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2016,3]]}}}