{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,26]],"date-time":"2025-11-26T16:22:40Z","timestamp":1764174160067,"version":"3.37.3"},"reference-count":18,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2016,3,1]],"date-time":"2016-03-01T00:00:00Z","timestamp":1456790400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"STARnet, a Semiconductor Research Corporation Program through MARCO and Defense Advanced Research Projects Agency"},{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100002418","name":"Intel Corporation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100002418","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2016,3]]},"DOI":"10.1109\/tvlsi.2015.2439733","type":"journal-article","created":{"date-parts":[[2015,7,21]],"date-time":"2015-07-21T18:09:17Z","timestamp":1437502157000},"page":"992-1002","source":"Crossref","is-referenced-by-count":12,"title":["Embedding Read-Only Memory in Spin-Transfer Torque MRAM-Based On-Chip Caches"],"prefix":"10.1109","volume":"24","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-5939-7389","authenticated-orcid":false,"given":"Xuanyao","family":"Fong","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rangharajan","family":"Venkatesan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dongsoo","family":"Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Anand","family":"Raghunathan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kaushik","family":"Roy","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"Object Oriented MicroMagnetic Framework (OOMMF)","year":"2014","key":"ref10"},{"journal-title":"HSPICE","year":"2014","key":"ref11"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.33"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/2.982917"},{"key":"ref14","first-page":"234","article-title":"The computation of transcendental functions on the IA-64 architecture","volume":"4","author":"harrison","year":"1999","journal-title":"Intel Technol J"},{"key":"ref15","first-page":"1947","article-title":"Pattern classification by assembling small neural networks","volume":"3","author":"chen","year":"2005","journal-title":"Proc IEEE Int Joint Conf Neural Netw"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TSMCB.2002.804368"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TNN.2011.2163169"},{"journal-title":"Introduction to VLSI Systems","year":"1980","author":"mead","key":"ref18"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2013.2279137"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2012.6479023"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2012.2234079"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228447"},{"key":"ref8","first-page":"1","article-title":"45 nm low power CMOS logic compatible embedded STT MRAM utilizing a reverse-connection 1 T\/1 MTJ cell","author":"lin","year":"2009","journal-title":"Proc IEEE Int Electron Devices Meeting (IEDM)"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/SISPAD.2011.6035047"},{"key":"ref2","first-page":"33","article-title":"Spin-transfer torque MRAM (STT-MRAM): Challenges and prospects","volume":"18","author":"huai","year":"2008","journal-title":"AAPPS Bull"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2217514"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2008.4796680"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7416268\/7137685.pdf?arnumber=7137685","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:48:35Z","timestamp":1641988115000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7137685\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,3]]},"references-count":18,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2015.2439733","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2016,3]]}}}