{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,12,30]],"date-time":"2023-12-30T10:33:31Z","timestamp":1703932411959},"reference-count":21,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2016,4,1]],"date-time":"2016-04-01T00:00:00Z","timestamp":1459468800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"MediaTek, Singapore"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2016,4]]},"DOI":"10.1109\/tvlsi.2015.2448116","type":"journal-article","created":{"date-parts":[[2015,7,16]],"date-time":"2015-07-16T18:55:55Z","timestamp":1437072955000},"page":"1421-1429","source":"Crossref","is-referenced-by-count":3,"title":["A Fully Integrated Point-of-Load Digital System Supply With PVT Compensation"],"prefix":"10.1109","volume":"24","author":[{"given":"Xiao Liang","family":"Tan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pak Kwong","family":"Chan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.817120"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.844290"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2010399"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2011.6123641"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2012.2192143"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2107583"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2005.1464667"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2190539"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2021922"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/4.760378"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.838013"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1587\/transele.E93.C.835"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2000.839842"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/4.52187"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.803949"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/4.982427"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2060503"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.912137"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.810053"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1987.1052715"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2346762"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7436835\/7160769.pdf?arnumber=7160769","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T02:34:43Z","timestamp":1633919683000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7160769\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,4]]},"references-count":21,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2015.2448116","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,4]]}}}