{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,3,2]],"date-time":"2024-03-02T01:40:36Z","timestamp":1709343636341},"reference-count":17,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2016,4,1]],"date-time":"2016-04-01T00:00:00Z","timestamp":1459468800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/EU.html"}],"funder":[{"name":"National Key Basic Research Program of China","award":["2013CBA01904"],"award-info":[{"award-number":["2013CBA01904"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2016,4]]},"DOI":"10.1109\/tvlsi.2015.2449670","type":"journal-article","created":{"date-parts":[[2015,7,17]],"date-time":"2015-07-17T18:52:06Z","timestamp":1437159126000},"page":"1333-1341","source":"Crossref","is-referenced-by-count":3,"title":["A 40-nm 16-Mb Contact-Programming Mask ROM Using Dual Trench Isolation Diode Bitcell"],"prefix":"10.1109","volume":"24","author":[{"given":"Yong","family":"Ye","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yong","family":"Kang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chao","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yipeng","family":"Chan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hanming","family":"Wu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shiuhwuu","family":"Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhitang","family":"Song","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bomy","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.874303"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2004.1362403"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2246201"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2060279"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2229068"},{"key":"ref15","article-title":"Process for manufacturing a plug-diode mask ROM","author":"sung","year":"1995"},{"key":"ref16","article-title":"VLSI ROM programmed by selective diode formation","author":"hsu","year":"1997"},{"key":"ref17","article-title":"ROM diode structure","author":"chang","year":"2000"},{"key":"ref4","first-page":"79","article-title":"A 32 nm high-k and metal-gate anti-fuse array featuring a 1.01 $\\mu $ m $^{2}~1$ T1C bit cell","author":"kulkarni","year":"2012","journal-title":"IEEE Symp VLSI Circuits Dig Tech Papers"},{"key":"ref3","first-page":"30","article-title":"A 1.25 $\\mu $ m2 cell 32 Kb electrical fuse memory in 32 nm CMOS with 700 mV Vddmin and parallel\/serial interface","author":"chung","year":"2009","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"key":"ref6","first-page":"85","article-title":"16 Mb ROM design using bank select architecture","author":"okada","year":"1988","journal-title":"Symp Very Large Scale Integrated Circuits Dig Tech Papers"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1989.48206"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2006794"},{"key":"ref7","first-page":"48","article-title":"32 Mbit very high density mask ROM","volume":"32","author":"nishizawa","year":"1991","journal-title":"NEC Res Develop"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2040115"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2009.2018169"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.862343"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7436835\/7161376.pdf?arnumber=7161376","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:44:42Z","timestamp":1642005882000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7161376\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,4]]},"references-count":17,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2015.2449670","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,4]]}}}